Skip to main navigation Skip to search Skip to main content

A 1Gb 2GHz embedded DRAM in 22nm tri-gate CMOS technology

  • Fatih Hamzaoglu
  • , Umut Arslan
  • , Nabhendra Bisnik
  • , Swaroop Ghosh
  • , Manoj B. Lal
  • , Nick Lindert
  • , Mesut Meterelliyoz
  • , Randy B. Osborne
  • , Joodong Park
  • , Shigeki Tomishima
  • , Yih Wang
  • , Kevin Zhang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

CMOS technology scaling continues to drive higher levels of integration in VLSI design, which adds more compute engines on a die. To meet the overall performance-scaling needs, high-speed and high-bandwidth memory is becoming increasingly important. Conventional VLSI systems often rely on on-die SRAMs to address the performance gap between CPU and main memory, DRAM. However, with the rapid growth in capacity needs for high-performance memory, SRAM is not always sufficient to meet the demands of bandwidth-intense applications. Embedded DRAM (eDRAM) has been explored as an alternative to satisfy the high-performance and density needs in memory [1-3]. In this paper, a high-performance eDRAM based on a 22nm tri-gate CMOS technology is introduced. This eDRAM technology enables the integration of an eDRAM cell into the logic technology platform [4]. The design features a well-balanced configuration to achieve both optimal array efficiency and bandwidth. By leveraging the high-performance and low-voltage tri-gate transistor at 22nm generation, the eDRAM achieves a wide range in operating voltage, from 1.1V down to 0.7V, which is essential for low-power logic applications.

Original languageEnglish (US)
Title of host publication2014 IEEE International Solid-State Circuits Conference, ISSCC 2014 - Digest of Technical Papers
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages230-231
Number of pages2
ISBN (Print)9781479909186
DOIs
StatePublished - 2014
Event2014 61st IEEE International Solid-State Circuits Conference, ISSCC 2014 - San Francisco, CA, United States
Duration: Feb 9 2014Feb 13 2014

Publication series

NameDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Volume57
ISSN (Print)0193-6530

Other

Other2014 61st IEEE International Solid-State Circuits Conference, ISSCC 2014
Country/TerritoryUnited States
CitySan Francisco, CA
Period2/9/142/13/14

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A 1Gb 2GHz embedded DRAM in 22nm tri-gate CMOS technology'. Together they form a unique fingerprint.

Cite this