A 6-Bit CMOS phase shifter for S - Band

Masoud Meghdadi; Mehrdad Azizi; Mehdi Kiani; Ali Medi; Mojtaba Atarodi

doi:10.1109/TMTT.2010.2086310

A 6-Bit CMOS phase shifter for S - Band

Masoud Meghdadi, Mehrdad Azizi, Mehdi Kiani, Ali Medi, Mojtaba Atarodi

Research output: Contribution to journal › Article › peer-review

79 Scopus citations

Abstract

A 6-bit passive phase shifter for 2.5- to 3.2-GHz frequency band has been designed and implemented in a standard 0.18- μm CMOS technology. A new switched-network topology has been proposed for implementing the 5.625 ° phase shift step. The insertion loss of the circuit is compensated with an on-chip bidirectional amplifier. The measured return losses of the circuit are better than 8 dB with output 1-dB compression point of +9.5 dBm in the transmit mode and noise figure of 7.1 dB in the receive mode. The fabricated phase shifter demonstrates an average rms phase error of less than 2° over the entire operation bandwidth, which makes it suitable for high-precision applications.

Original language	English (US)
Article number	5635374
Pages (from-to)	3519-3526
Number of pages	8
Journal	IEEE Transactions on Microwave Theory and Techniques
Volume	58
Issue number	12 PART 1
DOIs	https://doi.org/10.1109/TMTT.2010.2086310
State	Published - Dec 2010

All Science Journal Classification (ASJC) codes

Radiation
Condensed Matter Physics
Electrical and Electronic Engineering

Access to Document

10.1109/TMTT.2010.2086310

Cite this

@article{e0ba55fdaae044b9a8558e591c5a0963,

title = "A 6-Bit CMOS phase shifter for S - Band",

abstract = "A 6-bit passive phase shifter for 2.5- to 3.2-GHz frequency band has been designed and implemented in a standard 0.18- μm CMOS technology. A new switched-network topology has been proposed for implementing the 5.625 ° phase shift step. The insertion loss of the circuit is compensated with an on-chip bidirectional amplifier. The measured return losses of the circuit are better than 8 dB with output 1-dB compression point of +9.5 dBm in the transmit mode and noise figure of 7.1 dB in the receive mode. The fabricated phase shifter demonstrates an average rms phase error of less than 2° over the entire operation bandwidth, which makes it suitable for high-precision applications.",

author = "Masoud Meghdadi and Mehrdad Azizi and Mehdi Kiani and Ali Medi and Mojtaba Atarodi",

year = "2010",

month = dec,

doi = "10.1109/TMTT.2010.2086310",

language = "English (US)",

volume = "58",

pages = "3519--3526",

journal = "IEEE Transactions on Microwave Theory and Techniques",

issn = "0018-9480",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "12 PART 1",

}

TY - JOUR

T1 - A 6-Bit CMOS phase shifter for S - Band

AU - Meghdadi, Masoud

AU - Azizi, Mehrdad

AU - Kiani, Mehdi

AU - Medi, Ali

AU - Atarodi, Mojtaba

PY - 2010/12

Y1 - 2010/12

N2 - A 6-bit passive phase shifter for 2.5- to 3.2-GHz frequency band has been designed and implemented in a standard 0.18- μm CMOS technology. A new switched-network topology has been proposed for implementing the 5.625 ° phase shift step. The insertion loss of the circuit is compensated with an on-chip bidirectional amplifier. The measured return losses of the circuit are better than 8 dB with output 1-dB compression point of +9.5 dBm in the transmit mode and noise figure of 7.1 dB in the receive mode. The fabricated phase shifter demonstrates an average rms phase error of less than 2° over the entire operation bandwidth, which makes it suitable for high-precision applications.

AB - A 6-bit passive phase shifter for 2.5- to 3.2-GHz frequency band has been designed and implemented in a standard 0.18- μm CMOS technology. A new switched-network topology has been proposed for implementing the 5.625 ° phase shift step. The insertion loss of the circuit is compensated with an on-chip bidirectional amplifier. The measured return losses of the circuit are better than 8 dB with output 1-dB compression point of +9.5 dBm in the transmit mode and noise figure of 7.1 dB in the receive mode. The fabricated phase shifter demonstrates an average rms phase error of less than 2° over the entire operation bandwidth, which makes it suitable for high-precision applications.

UR - http://www.scopus.com/inward/record.url?scp=78650259013&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78650259013&partnerID=8YFLogxK

U2 - 10.1109/TMTT.2010.2086310

DO - 10.1109/TMTT.2010.2086310

M3 - Article

AN - SCOPUS:78650259013

SN - 0018-9480

VL - 58

SP - 3519

EP - 3526

JO - IEEE Transactions on Microwave Theory and Techniques

JF - IEEE Transactions on Microwave Theory and Techniques

IS - 12 PART 1

M1 - 5635374

ER -

A 6-Bit CMOS phase shifter for S - Band

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this