Abstract
Digit serial architectures, which have digit serial data transmission combined with digit serial computation, are uniquely suited for the design of VLSI signal processors. The speed disadvantages of digit serial input are overcome if the input is overlapped with the computation-what we refer to as digit pipelining. Digit pipelining allows us to break up long strings of combinatorial logic and, thus, to increase the clock rate of the system while still preserving much of the circuit structure. In general, for a modest increase in hardware (which in VLSI translates to a modest increase in area) digit serial architectures offer the potential of higher throughput than equivalent word parallel architectures. Several designs for various digit serial adders are presented. Then two filter examples are discussed that use the digit serial adders to achieve digit pipelining.
Original language | English (US) |
---|---|
Pages (from-to) | 321-334 |
Number of pages | 14 |
Journal | Journal of VLSI Signal Processing |
Volume | 1 |
Issue number | 4 |
DOIs | |
State | Published - Apr 1990 |
All Science Journal Classification (ASJC) codes
- Information Systems
- Signal Processing
- Electrical and Electronic Engineering