A generic reconfigurable neural network architecture implemented as a network on chip
- T. Theocharides
- , G. Link
- , N. Vijaykrishnan
- , M. J. Irwin
- , V. Srikantam
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
35
Link opens in a new tab
Scopus
citations