A low-power phase change memory based hybrid cache architecture

Prasanth Mangalagiri, Aditya Yanamandra, Xie Yuan, N. Vijaykrishnan, Mary Jane Irwin, Karthik Sarpatwari, O. O.Awadel Karim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

58 Scopus citations


Sub-threshold leakage in SRAM based cache memories is becoming a predominant source of power consumption in deep-submicron CMOS designs. Phase Change Random Access Memory (PRAM), a high density, fast access, non-volatile memory is being considered as a candidate for future universal memory technologies. In this paper, we investigate the architectural challenges in integrating a PRAM based memory into the conventional cache hierarchy. First, we develop PRAM cache delay and energy models. We then propose a hybrid PRAM architecture for L1 instruction caches on embedded processors. We also propose a PRAM based unified cache architecture for L2 caches on high-end microprocessors. Finally, we evaluate the proposed architectures, in terms of area, performance, and energy. The experimental results show that the PRAM based cache architectures achieve close to 80% reduction in the leakage energy consumption of a L1-L2 cache hierarchy.

Original languageEnglish (US)
Title of host publicationGLSVLSI 2008
Subtitle of host publicationProceedings of the 2008 ACM Great Lakes Symposium on VLSI
Number of pages4
StatePublished - 2008
EventGLSVLSI 2008: 18th ACM Great Lakes Symposium on VLSI 2008 - Orlando, FL, United States
Duration: Mar 4 2008Mar 6 2008

Publication series

NameProceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI


OtherGLSVLSI 2008: 18th ACM Great Lakes Symposium on VLSI 2008
Country/TerritoryUnited States
CityOrlando, FL

All Science Journal Classification (ASJC) codes

  • Engineering(all)


Dive into the research topics of 'A low-power phase change memory based hybrid cache architecture'. Together they form a unique fingerprint.

Cite this