A new grounded lamination gate (GLG) for diminished fringe-capacitance effects in high-κ gate-dielectric MOSFETs

M. Jagadesh Kumar; Vivek Venkataraman; Sumeet Kumar Gupta

doi:10.1109/TED.2006.882268

A new grounded lamination gate (GLG) for diminished fringe-capacitance effects in high-κ gate-dielectric MOSFETs

M. Jagadesh Kumar
, Vivek Venkataraman
, Sumeet Kumar Gupta

Electrical Engineering

Research output: Contribution to journal › Article › peer-review

1 Scopus citations

Abstract

A grounded lamination gate (GLG) structure for high-κ gate-dielectric MOSFETs is proposed, with grounded metal plates in the spacer oxide region. Two-dimensional device simulations performed on the new structure demonstrate a significant improvement with respect to the threshold voltage roll-off with increasing gate-dielectric constant (due to parasitic internal fringe capacitance), keeping the equivalent oxide thickness same. A simple fabrication procedure for the GLG MOSFET is also presented.

Original language	English (US)
Pages (from-to)	2578-2581
Number of pages	4
Journal	IEEE Transactions on Electron Devices
Volume	53
Issue number	10
DOIs	https://doi.org/10.1109/TED.2006.882268
State	Published - 2006

All Science Journal Classification (ASJC) codes

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/TED.2006.882268

Cite this

@article{a9b2ab0aa5a14c2e85d041e24a69f310,

title = "A new grounded lamination gate (GLG) for diminished fringe-capacitance effects in high-κ gate-dielectric MOSFETs",

abstract = "A grounded lamination gate (GLG) structure for high-κ gate-dielectric MOSFETs is proposed, with grounded metal plates in the spacer oxide region. Two-dimensional device simulations performed on the new structure demonstrate a significant improvement with respect to the threshold voltage roll-off with increasing gate-dielectric constant (due to parasitic internal fringe capacitance), keeping the equivalent oxide thickness same. A simple fabrication procedure for the GLG MOSFET is also presented.",

author = "Kumar, \{M. Jagadesh\} and Vivek Venkataraman and Gupta, \{Sumeet Kumar\}",

year = "2006",

doi = "10.1109/TED.2006.882268",

language = "English (US)",

volume = "53",

pages = "2578--2581",

journal = "IEEE Transactions on Electron Devices",

issn = "0018-9383",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "10",

}

TY - JOUR

T1 - A new grounded lamination gate (GLG) for diminished fringe-capacitance effects in high-κ gate-dielectric MOSFETs

AU - Kumar, M. Jagadesh

AU - Venkataraman, Vivek

AU - Gupta, Sumeet Kumar

PY - 2006

Y1 - 2006

N2 - A grounded lamination gate (GLG) structure for high-κ gate-dielectric MOSFETs is proposed, with grounded metal plates in the spacer oxide region. Two-dimensional device simulations performed on the new structure demonstrate a significant improvement with respect to the threshold voltage roll-off with increasing gate-dielectric constant (due to parasitic internal fringe capacitance), keeping the equivalent oxide thickness same. A simple fabrication procedure for the GLG MOSFET is also presented.

AB - A grounded lamination gate (GLG) structure for high-κ gate-dielectric MOSFETs is proposed, with grounded metal plates in the spacer oxide region. Two-dimensional device simulations performed on the new structure demonstrate a significant improvement with respect to the threshold voltage roll-off with increasing gate-dielectric constant (due to parasitic internal fringe capacitance), keeping the equivalent oxide thickness same. A simple fabrication procedure for the GLG MOSFET is also presented.

UR - https://www.scopus.com/pages/publications/64349088966

UR - https://www.scopus.com/pages/publications/64349088966#tab=citedBy

U2 - 10.1109/TED.2006.882268

DO - 10.1109/TED.2006.882268

M3 - Article

AN - SCOPUS:64349088966

SN - 0018-9383

VL - 53

SP - 2578

EP - 2581

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

IS - 10

ER -

A new grounded lamination gate (GLG) for diminished fringe-capacitance effects in high-κ gate-dielectric MOSFETs

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this