A novel CLB architecture to detect and correct SEU in LUTs of SRAM-based FPGAs
- E. Syam Sundar
- , Vikram Chandrasekhar
- , M. Sashikanth
- , V. Kamakoti
- , Vijaykrishnan Narayanan
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
16
Link opens in a new tab
Scopus
citations