TY - JOUR
T1 - A Novel Explicit Disturbance Model-Based Robust Damping of Interarea Oscillations Through MTDC Grids Embedded in AC Systems
AU - Banerjee, Abhishek
AU - Chaudhuri, Nilanjan Ray
AU - Kavasseri, Rajesh G.
N1 - Publisher Copyright:
© 1986-2012 IEEE.
PY - 2018/8
Y1 - 2018/8
N2 - This paper presents a novel approach to damp interarea oscillations by designing a robust multi-input multioutput supplementary controller for multiterminal dc (MTDC) systems embedded in ac grids. The key idea to achieve robustness lies in explicitly modeling the MTDC current injection as disturbances using an H∞ mixed-sensitivity formulation in the linear matrix inequality framework. Control directions are established by selecting wide-area feedback signals and the relative gain array computation. Robustness is assessed through dynamic simulations for scenarios including: first, disturbances on the ac side, second, disturbances on the dc-side such as loss of a converter pole including actuator, third, partial loss of feedback signal, and fourth, communication latencies. The performance of the proposed controller is compared against the conventional H∞ based design, using a four-terminal dc grid embedded within the New England-New York test system. The results suggest that the proposed approach demonstrates superior performance following dc-side disturbances, actuator outages, and latency.
AB - This paper presents a novel approach to damp interarea oscillations by designing a robust multi-input multioutput supplementary controller for multiterminal dc (MTDC) systems embedded in ac grids. The key idea to achieve robustness lies in explicitly modeling the MTDC current injection as disturbances using an H∞ mixed-sensitivity formulation in the linear matrix inequality framework. Control directions are established by selecting wide-area feedback signals and the relative gain array computation. Robustness is assessed through dynamic simulations for scenarios including: first, disturbances on the ac side, second, disturbances on the dc-side such as loss of a converter pole including actuator, third, partial loss of feedback signal, and fourth, communication latencies. The performance of the proposed controller is compared against the conventional H∞ based design, using a four-terminal dc grid embedded within the New England-New York test system. The results suggest that the proposed approach demonstrates superior performance following dc-side disturbances, actuator outages, and latency.
UR - http://www.scopus.com/inward/record.url?scp=85041385840&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85041385840&partnerID=8YFLogxK
U2 - 10.1109/TPWRD.2018.2799170
DO - 10.1109/TPWRD.2018.2799170
M3 - Article
AN - SCOPUS:85041385840
SN - 0885-8977
VL - 33
SP - 1864
EP - 1874
JO - IEEE Transactions on Power Delivery
JF - IEEE Transactions on Power Delivery
IS - 4
ER -