Achieved IPC performance

Jochen Liedtke, Kevin Elphinstone, Sebastian Schonberg, Hermann Hartig, Gernot Heiser, Nayeem Islam, Trent Ray Jaeger

Research output: Chapter in Book/Report/Conference proceedingConference contribution

44 Scopus citations


Extensibility can be based on cross-address-space communication or on grafting application-specific modules into the operating system. For comparing both approaches, we need to explore the best achievable performance for both models. This paper reports the achieved performance of cross-address-space communication for the L4 μ-kernel on Intel Pentium, Mips R4600 and DEC Alpha. The direct costs range from 45 cycles (Alpha) to 121 cycles (Pentium). Since only 2.3% of the L1 cache are required (Pentium), the average indirect costs are not to be expected much higher.

Original languageEnglish (US)
Title of host publicationProceedings of the Workshop on Hot Topics in Operating Systems - HOTOS
Number of pages4
StatePublished - 1997
EventProceedings of the 1997 6th Workshop on Hot Topics in Operating Systems, HOTOS - Cape Cod, MA, USA
Duration: May 5 1997May 6 1997


OtherProceedings of the 1997 6th Workshop on Hot Topics in Operating Systems, HOTOS
CityCape Cod, MA, USA

All Science Journal Classification (ASJC) codes

  • General Computer Science


Dive into the research topics of 'Achieved IPC performance'. Together they form a unique fingerprint.

Cite this