An access pattern based energy management strategy for instruction caches

A. Nadgir; Mahmut Kandemir; Guangyu Chen; Guilin Chen

doi:10.1109/SOC.2003.1241487

An access pattern based energy management strategy for instruction caches

A. Nadgir
, Mahmut Kandemir
, Guangyu Chen
, Guilin Chen

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Scopus citations

Abstract

Increasing leakage energy consumption is an important problem for SOC-based platforms as such platforms rely on large on-chip SRAMs. While most of the previous techniques focus on hardware based leakage optimization, in this paper, we present an application access pattern oriented strategy for reducing instruction cache leakage energy. This strategy keeps track of the dynamic transitions between the procedures of a given application, and tries to keep the cache lines not used by the current procedure in a power-down state as much as possible. Our simulation results indicate significant savings in leakage energy.

Original language	English (US)
Title of host publication	Proceedings - IEEE International SOC Conference, SOCC 2003
Editors	Dong S. Ha, Richard Auletta, John Chickanosky
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	175-178
Number of pages	4
ISBN (Electronic)	0780381823, 9780780381827
DOIs	https://doi.org/10.1109/SOC.2003.1241487
State	Published - Jan 1 2003
Event	IEEE International SOC Conference, SOCC 2003 - Portland, United States Duration: Sep 17 2003 → Sep 20 2003

Publication series

Name	Proceedings - IEEE International SOC Conference, SOCC 2003

Other

Other	IEEE International SOC Conference, SOCC 2003
Country/Territory	United States
City	Portland
Period	9/17/03 → 9/20/03

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

SDG 7 Affordable and Clean Energy

All Science Journal Classification (ASJC) codes

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/SOC.2003.1241487

Cite this

Nadgir, A., Kandemir, M., Chen, G., & Chen, G. (2003). An access pattern based energy management strategy for instruction caches. In D. S. Ha, R. Auletta, & J. Chickanosky (Eds.), Proceedings - IEEE International SOC Conference, SOCC 2003 (pp. 175-178). Article 1241487 (Proceedings - IEEE International SOC Conference, SOCC 2003). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/SOC.2003.1241487

Nadgir, A. ; Kandemir, Mahmut ; Chen, Guangyu et al. / An access pattern based energy management strategy for instruction caches. Proceedings - IEEE International SOC Conference, SOCC 2003. editor / Dong S. Ha ; Richard Auletta ; John Chickanosky. Institute of Electrical and Electronics Engineers Inc., 2003. pp. 175-178 (Proceedings - IEEE International SOC Conference, SOCC 2003).

@inproceedings{ed3a60b0c7454ffc80542325b444b5d6,

title = "An access pattern based energy management strategy for instruction caches",

abstract = "Increasing leakage energy consumption is an important problem for SOC-based platforms as such platforms rely on large on-chip SRAMs. While most of the previous techniques focus on hardware based leakage optimization, in this paper, we present an application access pattern oriented strategy for reducing instruction cache leakage energy. This strategy keeps track of the dynamic transitions between the procedures of a given application, and tries to keep the cache lines not used by the current procedure in a power-down state as much as possible. Our simulation results indicate significant savings in leakage energy.",

author = "A. Nadgir and Mahmut Kandemir and Guangyu Chen and Guilin Chen",

year = "2003",

month = jan,

day = "1",

doi = "10.1109/SOC.2003.1241487",

language = "English (US)",

series = "Proceedings - IEEE International SOC Conference, SOCC 2003",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "175--178",

editor = "Ha, \{Dong S.\} and Richard Auletta and John Chickanosky",

booktitle = "Proceedings - IEEE International SOC Conference, SOCC 2003",

address = "United States",

note = "IEEE International SOC Conference, SOCC 2003 ; Conference date: 17-09-2003 Through 20-09-2003",

}

Nadgir, A, Kandemir, M, Chen, G & Chen, G 2003, An access pattern based energy management strategy for instruction caches. in DS Ha, R Auletta & J Chickanosky (eds), Proceedings - IEEE International SOC Conference, SOCC 2003., 1241487, Proceedings - IEEE International SOC Conference, SOCC 2003, Institute of Electrical and Electronics Engineers Inc., pp. 175-178, IEEE International SOC Conference, SOCC 2003, Portland, United States, 9/17/03. https://doi.org/10.1109/SOC.2003.1241487

An access pattern based energy management strategy for instruction caches. / Nadgir, A.; Kandemir, Mahmut; Chen, Guangyu et al.
Proceedings - IEEE International SOC Conference, SOCC 2003. ed. / Dong S. Ha; Richard Auletta; John Chickanosky. Institute of Electrical and Electronics Engineers Inc., 2003. p. 175-178 1241487 (Proceedings - IEEE International SOC Conference, SOCC 2003).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - An access pattern based energy management strategy for instruction caches

AU - Nadgir, A.

AU - Kandemir, Mahmut

AU - Chen, Guangyu

AU - Chen, Guilin

PY - 2003/1/1

Y1 - 2003/1/1

N2 - Increasing leakage energy consumption is an important problem for SOC-based platforms as such platforms rely on large on-chip SRAMs. While most of the previous techniques focus on hardware based leakage optimization, in this paper, we present an application access pattern oriented strategy for reducing instruction cache leakage energy. This strategy keeps track of the dynamic transitions between the procedures of a given application, and tries to keep the cache lines not used by the current procedure in a power-down state as much as possible. Our simulation results indicate significant savings in leakage energy.

AB - Increasing leakage energy consumption is an important problem for SOC-based platforms as such platforms rely on large on-chip SRAMs. While most of the previous techniques focus on hardware based leakage optimization, in this paper, we present an application access pattern oriented strategy for reducing instruction cache leakage energy. This strategy keeps track of the dynamic transitions between the procedures of a given application, and tries to keep the cache lines not used by the current procedure in a power-down state as much as possible. Our simulation results indicate significant savings in leakage energy.

UR - https://www.scopus.com/pages/publications/84945419045

UR - https://www.scopus.com/pages/publications/84945419045#tab=citedBy

U2 - 10.1109/SOC.2003.1241487

DO - 10.1109/SOC.2003.1241487

M3 - Conference contribution

AN - SCOPUS:84945419045

T3 - Proceedings - IEEE International SOC Conference, SOCC 2003

SP - 175

EP - 178

BT - Proceedings - IEEE International SOC Conference, SOCC 2003

A2 - Ha, Dong S.

A2 - Auletta, Richard

A2 - Chickanosky, John

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - IEEE International SOC Conference, SOCC 2003

Y2 - 17 September 2003 through 20 September 2003

ER -

Nadgir A, Kandemir M, Chen G, Chen G. An access pattern based energy management strategy for instruction caches. In Ha DS, Auletta R, Chickanosky J, editors, Proceedings - IEEE International SOC Conference, SOCC 2003. Institute of Electrical and Electronics Engineers Inc. 2003. p. 175-178. 1241487. (Proceedings - IEEE International SOC Conference, SOCC 2003). doi: 10.1109/SOC.2003.1241487

An access pattern based energy management strategy for instruction caches

Abstract

Publication series

Other

UN SDGs

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this