Analysis, Design, and Prototyping of Temperature Resilient Clock Distribution Networks for 3-D ICs

Sung Joo Park, Nitish Natu, Madhavan Swaminathan

Research output: Contribution to journalArticlepeer-review

8 Scopus citations

Abstract

The 3-D integrated circuits (3-D ICs) overcome the bottlenecks in system performance and circuit density. However, their increased power and thermal density cause temperature gradients in the chip that significantly affect signal and power integrity. Temperature gradients significantly degrade the clock signal, a key signal in digital systems, which in turn degrades system performance. In this paper, we investigate the effect of thermal gradients on the clock distribution network in the 3-D ICs along with the power distribution network. We also present power-efficient compensation methods for minimizing temperature-induced skew using the thermoelectrical analysis and use them to design a custom IC in which we compare the skew, the power, and the area. Finally, using measurements, we validate the design with a field-programmable gate array-based test vehicle.

Original languageEnglish (US)
Article number7298438
Pages (from-to)1669-1678
Number of pages10
JournalIEEE Transactions on Components, Packaging and Manufacturing Technology
Volume5
Issue number11
DOIs
StatePublished - Nov 1 2015

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Industrial and Manufacturing Engineering
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Analysis, Design, and Prototyping of Temperature Resilient Clock Distribution Networks for 3-D ICs'. Together they form a unique fingerprint.

Cite this