Application-aware prefetch prioritization in on-chip networks

Nachiappan Chidambaram Nachiappan, Asit K. Mishra, Mahmut Kandemir, Anand Sivasubramaniam, Onur Mutlu, Chita R. Das

Research output: Contribution to journalConference articlepeer-review

18 Scopus citations


Data prefetching is an effective technique for hiding memory latency. When issued prefetches are inaccurate, performance can degrade. Prior research provided solutions to deal with inaccurate prefetches at the cache and memory levels, but not in the interconnect of a large-scale multiprocessor system. This work introduces application-aware prefetch prioritization techniques to mitigate the negative effects of prefetching in a network-on-chip (NoC) based multicore system. The idea is to rank prefetches from different applications based on their potential utility for the application and propensity to cause interference to other applications. Our evaluation shows that this approach provides significant performance improvements over a baseline that does not distinguish between prefetches from different applications.

Original languageEnglish (US)
Pages (from-to)441-442
Number of pages2
JournalParallel Architectures and Compilation Techniques - Conference Proceedings, PACT
StatePublished - 2012
Event21st International Conference on Parallel Architectures and Compilation Techniques, PACT 2012 - Minneapolis, MN, United States
Duration: Sep 19 2012Sep 23 2012

All Science Journal Classification (ASJC) codes

  • Software
  • Theoretical Computer Science
  • Hardware and Architecture


Dive into the research topics of 'Application-aware prefetch prioritization in on-chip networks'. Together they form a unique fingerprint.

Cite this