TY - GEN
T1 - Assuring Security and Reliability of Emerging Non-Volatile Memories
AU - Khan, Mohammad Nasim Imtiaz
AU - Ghosh, Swaroop
N1 - Funding Information:
This work is supported by NSF (CNS - 1722557, CCF - 1718474, DGE - 1723687 and DGE – 1821766), DARPA Young Faculty Award (D15AP00089) and SRC task 2847.001. We also thank our collaborators A. Chattopadhyay, S. Bhasin, S. Gupta, J. Park, R. Jha, S. Thirumala, A. Jones, A. Yuan, A. Iyengar, H. Motaman, A. De, A. Saki, K. Nagarajan, S. Sayyah and N. Gattu.
Funding Information:
- Honors: -Dr. Nirmal K. Bose Dissertation Excellence Award -ASEE 2020 BEST Paper Award -ISQED 2020 Best WIP Poster Award -Milton Alberta Fellowship Grant
Publisher Copyright:
© 2020 IEEE.
PY - 2020/11/1
Y1 - 2020/11/1
N2 - At the end of Silicon roadmap, keeping the leakage power in tolerable limit has become one of the biggest challenges. Several promising Non-Volatile Memories (NVMs) offering high-density, high speed, and competitive reliability/endurance while eliminating leakage issues are being investigated. On one hand, the above-desired properties make emerging NVM suitable candidates to assist or replace conventional memories in memory hierarchy as well as to infuse compute capability to eliminate Von-Neumann bottleneck. On the other hand, their unique features such as high and asymmetric read/write current and persistence bring new threats to data security while compute-capability imposes new fundamentally different security challenges. Some of these memories are already deployed in full systems and as discrete chips. Therefore, it is utmost important to investigate the security issues of NVMs spanning the application space. This work makes pioneering contributions to this challenge through a holistic approach-from devices to circuits and systems using a combination of design and test methodologies to develop secure and resilient NVMs. The proposed attacks and countermeasures are validated on test boards using commercial NVM chips. Finally, this research has been tied to education by converting the test boards to design a modular and reproducible self-learning cybersecurity kit which has been piloted to train graduate and undergraduate students and K-12 teachers.
AB - At the end of Silicon roadmap, keeping the leakage power in tolerable limit has become one of the biggest challenges. Several promising Non-Volatile Memories (NVMs) offering high-density, high speed, and competitive reliability/endurance while eliminating leakage issues are being investigated. On one hand, the above-desired properties make emerging NVM suitable candidates to assist or replace conventional memories in memory hierarchy as well as to infuse compute capability to eliminate Von-Neumann bottleneck. On the other hand, their unique features such as high and asymmetric read/write current and persistence bring new threats to data security while compute-capability imposes new fundamentally different security challenges. Some of these memories are already deployed in full systems and as discrete chips. Therefore, it is utmost important to investigate the security issues of NVMs spanning the application space. This work makes pioneering contributions to this challenge through a holistic approach-from devices to circuits and systems using a combination of design and test methodologies to develop secure and resilient NVMs. The proposed attacks and countermeasures are validated on test boards using commercial NVM chips. Finally, this research has been tied to education by converting the test boards to design a modular and reproducible self-learning cybersecurity kit which has been piloted to train graduate and undergraduate students and K-12 teachers.
UR - http://www.scopus.com/inward/record.url?scp=85100160511&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85100160511&partnerID=8YFLogxK
U2 - 10.1109/ITC44778.2020.9325231
DO - 10.1109/ITC44778.2020.9325231
M3 - Conference contribution
AN - SCOPUS:85100160511
T3 - Proceedings - International Test Conference
BT - 2020 IEEE International Test Conference, ITC 2020
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 2020 IEEE International Test Conference, ITC 2020
Y2 - 1 November 2020 through 6 November 2020
ER -