Circuit design methodologies for test power reduction in nano-scaled technologies

Veena S. Chakravarthi, Swaroop Ghosh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Fingerprint

Dive into the research topics of 'Circuit design methodologies for test power reduction in nano-scaled technologies'. Together they form a unique fingerprint.

Engineering & Materials Science