Abstract
We present a novel technique for optimizing the read operation of spin-transfer torque (STT) MRAMs by employing a correlated material in conjunction with a magnetic tunnel junction (MTJ). The design of the proposed memory cell is based on exploiting the orders-of-magnitude difference in the resistance of the two phases of the correlated material (CM) and triggering operation-driven phase transitions in the CM by judiciously co-optimizing devices and the memory cell. During read, the CM operates in the metallic and insulating phases when the MTJ is in the low resistance and high resistance states, respectively. This leads to superior distinguishability, read efficiency and stability. During write, the CM operates in the metallic phase, which minimizes the impact of the CM resistance on the write speed. Our analysis shows that CM amplifies the cell tunneling magneto-resistance from 107% (for the standard STT MRAM) to 1878% (for the proposed cell) leading to 68% higher sense margin. In addition, 45% enhancement in the read disturb margin and 36% reduction in the cell read power is achieved. At the same time, the write asymmetry associated with different state transitions is mildly mitigated, leading to 9% reduction in the write power. This comes at a negligible cost of 4% larger write time. We also discuss the layout implications of our technique and propose the sharing of the CM amongst multiple cells. As a result of the sharing, the proposed technique incurs no area penalty.
Original language | English (US) |
---|---|
Title of host publication | Proceedings of the International Symposium on Low Power Electronics and Design, ISLPED 2015 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 1-6 |
Number of pages | 6 |
Volume | 2015-September |
ISBN (Electronic) | 9781467380096 |
DOIs | |
State | Published - Sep 21 2015 |
Event | 20th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2015 - Rome, Italy Duration: Jul 22 2015 → Jul 24 2015 |
Other
Other | 20th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2015 |
---|---|
Country/Territory | Italy |
City | Rome |
Period | 7/22/15 → 7/24/15 |
All Science Journal Classification (ASJC) codes
- Engineering(all)