Compiler algorithm for optimizing locality in loop nests

Mahmut Kandemir, J. Ramanujam, A. Choudhary

Research output: Chapter in Book/Report/Conference proceedingConference contribution

40 Scopus citations


This paper describes an algorithm to optimize cache locality in scientific codes on uniprocessor and multiprocessor machines. A distinctive characteristic of our algorithm is that it considers loop and data layout transformations in a unified framework. We illustrate through examples that our approach is very effective at reducing cache misses and tile-size sensitivity of blocked loop nests; and can optimize nests for which optimization techniques based on loop transformations alone are not successful. An important special case is the one in which data layouts of some arrays are fixed and cannot be changed. We show how our algorithm can handle this case, and demonstrate how it can be used to optimize multiple loop nests.

Original languageEnglish (US)
Title of host publicationProceedings of the International Conference on Supercomputing
Number of pages8
StatePublished - 1997
EventProceedings of the 1997 International Conference on Supercomputing - Vienna, Austria
Duration: Jul 7 1997Jul 11 1997


OtherProceedings of the 1997 International Conference on Supercomputing
CityVienna, Austria

All Science Journal Classification (ASJC) codes

  • General Computer Science


Dive into the research topics of 'Compiler algorithm for optimizing locality in loop nests'. Together they form a unique fingerprint.

Cite this