CSRO-Based Reconfigurable True Random Number Generator Using RRAM

Rekha Govindaraj; Swaroop Ghosh; Srinivas Katkoori

doi:10.1109/TVLSI.2018.2823274

CSRO-Based Reconfigurable True Random Number Generator Using RRAM

Rekha Govindaraj, Swaroop Ghosh, Srinivas Katkoori

Electrical Engineering

Research output: Contribution to journal › Article › peer-review

36 Scopus citations

Abstract

In this paper, we propose a high-speed (kilohertz-megahertz), reconfigurable current starved ring oscillator (CSRO)-based true random number generator (TRNG) design. The proposed TRNG exploits the intradevice stochastic variations in resistive RAM switching parameters and random telegraph noise (RTN). We demonstrate the effect of RTN on the jitter of CSRO oscillations. We also propose a methodology to reconfigure the TRNG to generate new random numbers. The proposed 10-bit TRNG is validated by NIST test suite for randomness in the data stream. Energy/bit is 22.8 fJ for generation, and the speed of random data generation is 6 MHz. Security vulnerabilities and countermeasures of the proposed TRNG are also investigated.

Original language	English (US)
Article number	8353834
Pages (from-to)	2661-2670
Number of pages	10
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	26
Issue number	12
DOIs	https://doi.org/10.1109/TVLSI.2018.2823274
State	Published - Dec 2018

All Science Journal Classification (ASJC) codes

Software
Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/TVLSI.2018.2823274

Cite this

@article{10f7c68a72d74a3e93c057a90f446244,

title = "CSRO-Based Reconfigurable True Random Number Generator Using RRAM",

abstract = "In this paper, we propose a high-speed (kilohertz-megahertz), reconfigurable current starved ring oscillator (CSRO)-based true random number generator (TRNG) design. The proposed TRNG exploits the intradevice stochastic variations in resistive RAM switching parameters and random telegraph noise (RTN). We demonstrate the effect of RTN on the jitter of CSRO oscillations. We also propose a methodology to reconfigure the TRNG to generate new random numbers. The proposed 10-bit TRNG is validated by NIST test suite for randomness in the data stream. Energy/bit is 22.8 fJ for generation, and the speed of random data generation is 6 MHz. Security vulnerabilities and countermeasures of the proposed TRNG are also investigated.",

author = "Rekha Govindaraj and Swaroop Ghosh and Srinivas Katkoori",

note = "Publisher Copyright: {\textcopyright} 1993-2012 IEEE.",

year = "2018",

month = dec,

doi = "10.1109/TVLSI.2018.2823274",

language = "English (US)",

volume = "26",

pages = "2661--2670",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "12",

}

TY - JOUR

T1 - CSRO-Based Reconfigurable True Random Number Generator Using RRAM

AU - Govindaraj, Rekha

AU - Ghosh, Swaroop

AU - Katkoori, Srinivas

PY - 2018/12

Y1 - 2018/12

N2 - In this paper, we propose a high-speed (kilohertz-megahertz), reconfigurable current starved ring oscillator (CSRO)-based true random number generator (TRNG) design. The proposed TRNG exploits the intradevice stochastic variations in resistive RAM switching parameters and random telegraph noise (RTN). We demonstrate the effect of RTN on the jitter of CSRO oscillations. We also propose a methodology to reconfigure the TRNG to generate new random numbers. The proposed 10-bit TRNG is validated by NIST test suite for randomness in the data stream. Energy/bit is 22.8 fJ for generation, and the speed of random data generation is 6 MHz. Security vulnerabilities and countermeasures of the proposed TRNG are also investigated.

AB - In this paper, we propose a high-speed (kilohertz-megahertz), reconfigurable current starved ring oscillator (CSRO)-based true random number generator (TRNG) design. The proposed TRNG exploits the intradevice stochastic variations in resistive RAM switching parameters and random telegraph noise (RTN). We demonstrate the effect of RTN on the jitter of CSRO oscillations. We also propose a methodology to reconfigure the TRNG to generate new random numbers. The proposed 10-bit TRNG is validated by NIST test suite for randomness in the data stream. Energy/bit is 22.8 fJ for generation, and the speed of random data generation is 6 MHz. Security vulnerabilities and countermeasures of the proposed TRNG are also investigated.

UR - http://www.scopus.com/inward/record.url?scp=85046439548&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85046439548&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2018.2823274

DO - 10.1109/TVLSI.2018.2823274

M3 - Article

AN - SCOPUS:85046439548

SN - 1063-8210

VL - 26

SP - 2661

EP - 2670

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

IS - 12

M1 - 8353834

ER -

CSRO-Based Reconfigurable True Random Number Generator Using RRAM

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this