Design and early validation (using FPGA) of temperature resilient clock distribution networks for 3D ICs

Sung Joo Park, Madhavan Swaminathan, Nitish Natu, Byunghyun Lee, Sang Min Lee, Woong Hwan Ryu, Kee Sup Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Fingerprint

Dive into the research topics of 'Design and early validation (using FPGA) of temperature resilient clock distribution networks for 3D ICs'. Together they form a unique fingerprint.

Engineering & Materials Science