Design of residue number system arithmetic units for a VLSI adaptive equalizer

Inseop Lee; William Kenneth Jenkins

doi:10.1109/GLSV.1998.665222

Design of residue number system arithmetic units for a VLSI adaptive equalizer

Inseop Lee, William Kenneth Jenkins

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Scopus citations

Abstract

This paper presents the design details of an experimental ASIC for an all-digital adaptive equalizer. In this design, the LMS algorithm is chosen because of its simplicity. The adaptive equalizer design, which is based on an RNS architecture, consists of an RNS multiplier, an RNS adder, an RNS filter, a binary-to-residue converter, a residue-to-binary converter, and an update algorithm. The design is verified by a high level hardware simulation tool. The designs of all these units are discussed in this paper.

Original language	English (US)
Title of host publication	Proceedings of the IEEE Great Lakes Symposium on VLSI
Editors	M.A. Bayoumi, G. Jullien
Pages	179-184
Number of pages	6
DOIs	https://doi.org/10.1109/GLSV.1998.665222
State	Published - Jan 1 1998
Event	Proceedings of the 1998 8th Great Lakes Symposium on VLSI - Lafayette, LA, USA Duration: Feb 19 1998 → Feb 21 1998

Publication series

Name	Proceedings of the IEEE Great Lakes Symposium on VLSI
ISSN (Print)	1066-1395

Other

Other	Proceedings of the 1998 8th Great Lakes Symposium on VLSI
City	Lafayette, LA, USA
Period	2/19/98 → 2/21/98

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/GLSV.1998.665222

Cite this

@inproceedings{7da5d8c75eff40bc80bc6eb843c6c3e8,

title = "Design of residue number system arithmetic units for a VLSI adaptive equalizer",

abstract = "This paper presents the design details of an experimental ASIC for an all-digital adaptive equalizer. In this design, the LMS algorithm is chosen because of its simplicity. The adaptive equalizer design, which is based on an RNS architecture, consists of an RNS multiplier, an RNS adder, an RNS filter, a binary-to-residue converter, a residue-to-binary converter, and an update algorithm. The design is verified by a high level hardware simulation tool. The designs of all these units are discussed in this paper.",

author = "Inseop Lee and Jenkins, {William Kenneth}",

year = "1998",

month = jan,

day = "1",

doi = "10.1109/GLSV.1998.665222",

language = "English (US)",

isbn = "0818684097",

series = "Proceedings of the IEEE Great Lakes Symposium on VLSI",

pages = "179--184",

editor = "M.A. Bayoumi and G. Jullien",

booktitle = "Proceedings of the IEEE Great Lakes Symposium on VLSI",

note = "Proceedings of the 1998 8th Great Lakes Symposium on VLSI ; Conference date: 19-02-1998 Through 21-02-1998",

}

Lee, I & Jenkins, WK 1998, Design of residue number system arithmetic units for a VLSI adaptive equalizer. in MA Bayoumi & G Jullien (eds), Proceedings of the IEEE Great Lakes Symposium on VLSI. Proceedings of the IEEE Great Lakes Symposium on VLSI, pp. 179-184, Proceedings of the 1998 8th Great Lakes Symposium on VLSI, Lafayette, LA, USA, 2/19/98. https://doi.org/10.1109/GLSV.1998.665222

Design of residue number system arithmetic units for a VLSI adaptive equalizer. / Lee, Inseop; Jenkins, William Kenneth.
Proceedings of the IEEE Great Lakes Symposium on VLSI. ed. / M.A. Bayoumi; G. Jullien. 1998. p. 179-184 (Proceedings of the IEEE Great Lakes Symposium on VLSI).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Design of residue number system arithmetic units for a VLSI adaptive equalizer

AU - Lee, Inseop

AU - Jenkins, William Kenneth

PY - 1998/1/1

Y1 - 1998/1/1

N2 - This paper presents the design details of an experimental ASIC for an all-digital adaptive equalizer. In this design, the LMS algorithm is chosen because of its simplicity. The adaptive equalizer design, which is based on an RNS architecture, consists of an RNS multiplier, an RNS adder, an RNS filter, a binary-to-residue converter, a residue-to-binary converter, and an update algorithm. The design is verified by a high level hardware simulation tool. The designs of all these units are discussed in this paper.

AB - This paper presents the design details of an experimental ASIC for an all-digital adaptive equalizer. In this design, the LMS algorithm is chosen because of its simplicity. The adaptive equalizer design, which is based on an RNS architecture, consists of an RNS multiplier, an RNS adder, an RNS filter, a binary-to-residue converter, a residue-to-binary converter, and an update algorithm. The design is verified by a high level hardware simulation tool. The designs of all these units are discussed in this paper.

UR - http://www.scopus.com/inward/record.url?scp=0031701417&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031701417&partnerID=8YFLogxK

U2 - 10.1109/GLSV.1998.665222

DO - 10.1109/GLSV.1998.665222

M3 - Conference contribution

AN - SCOPUS:0031701417

SN - 0818684097

T3 - Proceedings of the IEEE Great Lakes Symposium on VLSI

SP - 179

EP - 184

BT - Proceedings of the IEEE Great Lakes Symposium on VLSI

A2 - Bayoumi, M.A.

A2 - Jullien, G.

T2 - Proceedings of the 1998 8th Great Lakes Symposium on VLSI

Y2 - 19 February 1998 through 21 February 1998

ER -

Design of residue number system arithmetic units for a VLSI adaptive equalizer

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this