Development of 2-kW interleaved DC-capacitor-less single-phase inverter system

Runruo Chen, Hulong Zeng, Deepak Gunasekaran, Yunting Liu, Fang Z. Peng

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Scopus citations

Abstract

This paper presents the development and experimental performance of a 2-kW interleaved DC-capacitorless single-phase inverter. By utilizing an AC capacitor to absorb the ripple power pulsating at twice the line frequency, the proposed interleaved DC-capacitor-less single-phase inverter significantly reduced the total capacitor size. The adoption of SiC MOSFET with 216-kHz switching frequency and the interleaved structure further reduce the filtering components size. A comparison of existing topologies for inverter application and the design considerations of interleaved PWM scheme and integrated coupled inductors are described in details. Experimental results are provided to verify the performance and feasibility of the proposed inverter system.

Original languageEnglish (US)
Title of host publication2016 IEEE Applied Power Electronics Conference and Exposition, APEC 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1045-1050
Number of pages6
ISBN (Electronic)9781467383936
DOIs
StatePublished - May 10 2016
Event31st Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2016 - Long Beach, United States
Duration: Mar 20 2016Mar 24 2016

Publication series

NameConference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC
Volume2016-May

Other

Other31st Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2016
Country/TerritoryUnited States
CityLong Beach
Period3/20/163/24/16

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Development of 2-kW interleaved DC-capacitor-less single-phase inverter system'. Together they form a unique fingerprint.

Cite this