Digit-Pipelined Arithmetic as Illustrated By the Paste-Up System: A Tutorial

Mary Jane Irwin; Robert Michael Owens

doi:10.1109/MC.1987.1663537

Digit-Pipelined Arithmetic as Illustrated By the Paste-Up System: A Tutorial

Mary Jane Irwin, Robert Michael Owens

Research output: Contribution to specialist publication › Article

37 Scopus citations

Abstract

Building digital signal ata transmission in bit- or digit-issues are the dominant ones and inwhich serial fashion results in efficient digit pipelining can be used to maintain processors with digit-D communication both within and high data-transmission rates. 1'2 VLSI between VLSI chips.

Original language	English (US)
Pages	61-73
Number of pages	13
Volume	20
No	4
Specialist publication	Computer
DOIs	https://doi.org/10.1109/MC.1987.1663537
State	Published - Apr 1987

All Science Journal Classification (ASJC) codes

General Computer Science

Access to Document

10.1109/MC.1987.1663537

Cite this

@misc{ecc5f8e2f59b4916a1515ea32c6513c0,

title = "Digit-Pipelined Arithmetic as Illustrated By the Paste-Up System: A Tutorial",

abstract = "Building digital signal ata transmission in bit- or digit-issues are the dominant ones and inwhich serial fashion results in efficient digit pipelining can be used to maintain processors with digit-D communication both within and high data-transmission rates. 1'2 VLSI between VLSI chips.",

author = "Irwin, {Mary Jane} and Owens, {Robert Michael}",

year = "1987",

month = apr,

doi = "10.1109/MC.1987.1663537",

language = "English (US)",

volume = "20",

pages = "61--73",

journal = "Computer",

issn = "0018-9162",

publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Digit-Pipelined Arithmetic as Illustrated By the Paste-Up System

T2 - A Tutorial

AU - Irwin, Mary Jane

AU - Owens, Robert Michael

PY - 1987/4

Y1 - 1987/4

N2 - Building digital signal ata transmission in bit- or digit-issues are the dominant ones and inwhich serial fashion results in efficient digit pipelining can be used to maintain processors with digit-D communication both within and high data-transmission rates. 1'2 VLSI between VLSI chips.

AB - Building digital signal ata transmission in bit- or digit-issues are the dominant ones and inwhich serial fashion results in efficient digit pipelining can be used to maintain processors with digit-D communication both within and high data-transmission rates. 1'2 VLSI between VLSI chips.

UR - http://www.scopus.com/inward/record.url?scp=0023330461&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023330461&partnerID=8YFLogxK

U2 - 10.1109/MC.1987.1663537

DO - 10.1109/MC.1987.1663537

M3 - Article

AN - SCOPUS:0023330461

SN - 0018-9162

VL - 20

SP - 61

EP - 73

JO - Computer

JF - Computer

ER -

Digit-Pipelined Arithmetic as Illustrated By the Paste-Up System: A Tutorial

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this