TY - GEN
T1 - Do chip size limits exist for DCA?
AU - Schubert, A.
AU - Dudek, R.
AU - Leutenbauer, R.
AU - Döring, R.
AU - Kloeser, J.
AU - Oppermann, H.
AU - Michel, B.
AU - Reichl, H.
AU - Baldwin, D.
AU - Qu, J.
AU - Sitaraman, S.
AU - Swaminathan, M.
AU - Wong, C. P.
AU - Tummala, R.
N1 - Publisher Copyright:
© 1999 IEEE.
PY - 1999
Y1 - 1999
N2 - Solder joints, the most widely used flip chip on board (FCOB) interconnects, have relatively low structural compliance due to the large thermal expansion mismatch between Si die and organic substrate. The PWB CTE is almost an order of magnitude greater than that of the IC. Under operating and testing conditions, this mismatch subjects solder joints to large creep strains and leads to early solder joint failure. FCOB structure reliability can be enhanced by applying an epoxy-based underfill between chip and substrate, encapsulating the solder joints. This material, once cured, mechanically couples the IC and substrate to constrain the CTE mismatch locally. However, CTE mismatch effects are assumed to become more severe with increasing chip size. Even with the use of underfill, it is supposed that there are limits on chip size in flip chip applications. Fraunhofer Institute IZM/Technical University are collaborating with Georgia Tech to study fundamental limits of direct chip attach. The objectives are: to understand material and mechanical issues related to thermo-mechanical reliability of direct chip attach; to determine fundamental chip size limits by taking process conditions, process-induced defects, underfill material property requirements, geometry limitations and service environment into consideration; to investigate the impact of geometrical, material and operating parameters on FCOB assembly thermomechanical reliability and to determine an optimum combination of parameters to minimize delamination, solder joint fatigue, chip cracking and/or excessive warpage; to validate FEA simulations experimentally.
AB - Solder joints, the most widely used flip chip on board (FCOB) interconnects, have relatively low structural compliance due to the large thermal expansion mismatch between Si die and organic substrate. The PWB CTE is almost an order of magnitude greater than that of the IC. Under operating and testing conditions, this mismatch subjects solder joints to large creep strains and leads to early solder joint failure. FCOB structure reliability can be enhanced by applying an epoxy-based underfill between chip and substrate, encapsulating the solder joints. This material, once cured, mechanically couples the IC and substrate to constrain the CTE mismatch locally. However, CTE mismatch effects are assumed to become more severe with increasing chip size. Even with the use of underfill, it is supposed that there are limits on chip size in flip chip applications. Fraunhofer Institute IZM/Technical University are collaborating with Georgia Tech to study fundamental limits of direct chip attach. The objectives are: to understand material and mechanical issues related to thermo-mechanical reliability of direct chip attach; to determine fundamental chip size limits by taking process conditions, process-induced defects, underfill material property requirements, geometry limitations and service environment into consideration; to investigate the impact of geometrical, material and operating parameters on FCOB assembly thermomechanical reliability and to determine an optimum combination of parameters to minimize delamination, solder joint fatigue, chip cracking and/or excessive warpage; to validate FEA simulations experimentally.
UR - http://www.scopus.com/inward/record.url?scp=0343917082&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0343917082&partnerID=8YFLogxK
U2 - 10.1109/ISAPM.1999.757303
DO - 10.1109/ISAPM.1999.757303
M3 - Conference contribution
AN - SCOPUS:0343917082
T3 - Proceedings - International Symposium on Advanced Packaging Materials: Processes, Properties and Interfaces
SP - 150
EP - 157
BT - Proceedings - International Symposium on Advanced Packaging Materials
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 1999 International Symposium on Advanced Packaging Materials
Y2 - 14 March 1999 through 17 March 1999
ER -