Dynamic Diagnosis for Defective Reconfigurable Single-Electron Transistor Arrays

Yun Jui Li, Ching Yi Huang, Chia Cheng Wu, Yung Chih Chen, Chun Yao Wang, Suman Datta, Vijaykrishnan Narayanan

Research output: Contribution to journalArticlepeer-review

2 Scopus citations


Single-electron transistor (SET) at room temperature has been demonstrated as a promising device for extending Moore's law due to its ultralow-power consumption. Previous works proposed mapping approaches to implement Boolean functions on SET arrays. However, these approaches were based on an ideal assumption that the SET arrays are defect-free. Recently, a diagnosis method was proposed targeting at defective SET arrays. However, the approach was static, such that the performance is inefficient. As a result, in this paper, we propose a dynamic diagnosis approach that can efficiently identify the locations and the types of the defects in the SET arrays. The experimental results show that the proposed dynamic diagnosis approach can achieve the same results as the previous work with much less CPU time on a set of benchmarks. Furthermore, the proposed method spent a few seconds while the previous work exceeded the CPU time limit of 3600 s on some benchmarks.

Original languageEnglish (US)
Article number7811262
Pages (from-to)1477-1489
Number of pages13
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Issue number4
StatePublished - Apr 2017

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'Dynamic Diagnosis for Defective Reconfigurable Single-Electron Transistor Arrays'. Together they form a unique fingerprint.

Cite this