Effect of substrate resistivity on switching noise in on-chip power distribution networks

Jifeng Mao, Madhavan Swaminathan, James Libous, Daniel O'Connor

Research output: Chapter in Book/Report/Conference proceedingConference contribution

12 Scopus citations

Abstract

This paper describes the effect of substrate loss on simultaneous switching noise (SSN) in on-chip power distribution networks (PDN). Conformal mapping and first-order Debye approximation based Finite Difference Time Domain (FDTD) have been used for model extraction and time domain simulation with frequency dependent parameters, respectively. The importance of substrate loss on power supply noise has been quantified in this paper.

Original languageEnglish (US)
Title of host publicationElectrical Performance of Electronic Packaging
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages33-36
Number of pages4
ISBN (Electronic)0780381289, 9780780381285
DOIs
StatePublished - 2003
EventElectrical Performance of Electronic Packaging, 2003 - Princeton, United States
Duration: Oct 27 2003Oct 29 2003

Publication series

NameElectrical Performance of Electronic Packaging

Conference

ConferenceElectrical Performance of Electronic Packaging, 2003
Country/TerritoryUnited States
CityPrinceton
Period10/27/0310/29/03

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Fingerprint

Dive into the research topics of 'Effect of substrate resistivity on switching noise in on-chip power distribution networks'. Together they form a unique fingerprint.

Cite this