Effect of substrate resistivity on switching noise in on-chip power distribution networks

Jifeng Mao; Madhavan Swaminathan; James Libous; Daniel O'Connor

doi:10.1109/EPEP.2003.1249994

Effect of substrate resistivity on switching noise in on-chip power distribution networks

Jifeng Mao, Madhavan Swaminathan, James Libous, Daniel O'Connor

Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

12 Scopus citations

Abstract

This paper describes the effect of substrate loss on simultaneous switching noise (SSN) in on-chip power distribution networks (PDN). Conformal mapping and first-order Debye approximation based Finite Difference Time Domain (FDTD) have been used for model extraction and time domain simulation with frequency dependent parameters, respectively. The importance of substrate loss on power supply noise has been quantified in this paper.

Original language	English (US)
Title of host publication	Electrical Performance of Electronic Packaging
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	33-36
Number of pages	4
ISBN (Electronic)	0780381289, 9780780381285
DOIs	https://doi.org/10.1109/EPEP.2003.1249994
State	Published - 2003
Event	Electrical Performance of Electronic Packaging, 2003 - Princeton, United States Duration: Oct 27 2003 → Oct 29 2003

Publication series

Name	Electrical Performance of Electronic Packaging

Conference

Conference	Electrical Performance of Electronic Packaging, 2003
Country/Territory	United States
City	Princeton
Period	10/27/03 → 10/29/03

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering
Hardware and Architecture

Access to Document

10.1109/EPEP.2003.1249994

Cite this

Mao, J., Swaminathan, M., Libous, J., & O'Connor, D. (2003). Effect of substrate resistivity on switching noise in on-chip power distribution networks. In Electrical Performance of Electronic Packaging (pp. 33-36). Article 1249994 (Electrical Performance of Electronic Packaging). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/EPEP.2003.1249994

@inproceedings{4cd4242553c542cdbc3a447d324e8aa5,

title = "Effect of substrate resistivity on switching noise in on-chip power distribution networks",

abstract = "This paper describes the effect of substrate loss on simultaneous switching noise (SSN) in on-chip power distribution networks (PDN). Conformal mapping and first-order Debye approximation based Finite Difference Time Domain (FDTD) have been used for model extraction and time domain simulation with frequency dependent parameters, respectively. The importance of substrate loss on power supply noise has been quantified in this paper.",

author = "Jifeng Mao and Madhavan Swaminathan and James Libous and Daniel O'Connor",

note = "Publisher Copyright: {\textcopyright} 2003 IEEE.; Electrical Performance of Electronic Packaging, 2003 ; Conference date: 27-10-2003 Through 29-10-2003",

year = "2003",

doi = "10.1109/EPEP.2003.1249994",

language = "English (US)",

series = "Electrical Performance of Electronic Packaging",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "33--36",

booktitle = "Electrical Performance of Electronic Packaging",

address = "United States",

}

Mao, J, Swaminathan, M, Libous, J & O'Connor, D 2003, Effect of substrate resistivity on switching noise in on-chip power distribution networks. in Electrical Performance of Electronic Packaging., 1249994, Electrical Performance of Electronic Packaging, Institute of Electrical and Electronics Engineers Inc., pp. 33-36, Electrical Performance of Electronic Packaging, 2003, Princeton, United States, 10/27/03. https://doi.org/10.1109/EPEP.2003.1249994

Effect of substrate resistivity on switching noise in on-chip power distribution networks. / Mao, Jifeng; Swaminathan, Madhavan; Libous, James et al.
Electrical Performance of Electronic Packaging. Institute of Electrical and Electronics Engineers Inc., 2003. p. 33-36 1249994 (Electrical Performance of Electronic Packaging).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Effect of substrate resistivity on switching noise in on-chip power distribution networks

AU - Mao, Jifeng

AU - Swaminathan, Madhavan

AU - Libous, James

AU - O'Connor, Daniel

PY - 2003

Y1 - 2003

N2 - This paper describes the effect of substrate loss on simultaneous switching noise (SSN) in on-chip power distribution networks (PDN). Conformal mapping and first-order Debye approximation based Finite Difference Time Domain (FDTD) have been used for model extraction and time domain simulation with frequency dependent parameters, respectively. The importance of substrate loss on power supply noise has been quantified in this paper.

AB - This paper describes the effect of substrate loss on simultaneous switching noise (SSN) in on-chip power distribution networks (PDN). Conformal mapping and first-order Debye approximation based Finite Difference Time Domain (FDTD) have been used for model extraction and time domain simulation with frequency dependent parameters, respectively. The importance of substrate loss on power supply noise has been quantified in this paper.

UR - http://www.scopus.com/inward/record.url?scp=10044270359&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=10044270359&partnerID=8YFLogxK

U2 - 10.1109/EPEP.2003.1249994

DO - 10.1109/EPEP.2003.1249994

M3 - Conference contribution

AN - SCOPUS:10044270359

T3 - Electrical Performance of Electronic Packaging

SP - 33

EP - 36

BT - Electrical Performance of Electronic Packaging

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - Electrical Performance of Electronic Packaging, 2003

Y2 - 27 October 2003 through 29 October 2003

ER -

Effect of substrate resistivity on switching noise in on-chip power distribution networks

Abstract

Publication series

Conference

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this