TY - GEN
T1 - Electrical characterization and design optimization of embedded chip in substrate cavities
AU - Sankaran, Nithya
AU - Lee, Baik Woo
AU - Sundaram, Venky
AU - Engin, Ege
AU - Iyer, Mahadevan
AU - Swaminathan, Madhavan
AU - Tummala, Rao
PY - 2007
Y1 - 2007
N2 - Endless demands for digital convergence by ultra-miniaturization, increased functionality, better performance and low cost in both mobile and desktop systems are driving the needs for new and unique solutions in system integration. The requirements of future electronic systems include faster, smaller, lighter and thinner products. Advanced electronic packaging caters to these ultra-miniaturization and performance needs. The approach of embedding passive components has been in the fray for a while now and the relatively newer perspective to sustain the miniaturization trend efficiently is by embedded active chips as well. This paper discusses the electrical design aspects of embedded actives dealing with the chip-last methodology of embedding dies in particular. The various issues that are expected to surface are made clear through electromagnetic simulations using 3D solver tools. The transmission lines forming the substrate wiring when the cavities are made are analyzed comprehensively. A test vehicle is fabricated based on this new approach and preliminary measurement results are also included in this paper.
AB - Endless demands for digital convergence by ultra-miniaturization, increased functionality, better performance and low cost in both mobile and desktop systems are driving the needs for new and unique solutions in system integration. The requirements of future electronic systems include faster, smaller, lighter and thinner products. Advanced electronic packaging caters to these ultra-miniaturization and performance needs. The approach of embedding passive components has been in the fray for a while now and the relatively newer perspective to sustain the miniaturization trend efficiently is by embedded active chips as well. This paper discusses the electrical design aspects of embedded actives dealing with the chip-last methodology of embedding dies in particular. The various issues that are expected to surface are made clear through electromagnetic simulations using 3D solver tools. The transmission lines forming the substrate wiring when the cavities are made are analyzed comprehensively. A test vehicle is fabricated based on this new approach and preliminary measurement results are also included in this paper.
UR - http://www.scopus.com/inward/record.url?scp=35348899435&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=35348899435&partnerID=8YFLogxK
U2 - 10.1109/ECTC.2007.373918
DO - 10.1109/ECTC.2007.373918
M3 - Conference contribution
AN - SCOPUS:35348899435
SN - 1424409853
SN - 9781424409853
T3 - Proceedings - Electronic Components and Technology Conference
SP - 992
EP - 999
BT - Proceedings - 57th Electronic Components and Technology Conference 2007, ECTC '07
T2 - 57th Electronic Components and Technology Conference 2007, ECTC '07
Y2 - 29 May 2007 through 1 June 2007
ER -