TY - GEN
T1 - Electrostatically doped WSe2 CMOS inverter
AU - Das, Saptarshi
AU - Roelofs, Andreas
PY - 2014
Y1 - 2014
N2 - In this article we report a fully complementary CMOS inverter using multi-layer WSe2 as the channel material in dual gated transistor geometry. We have employed electrostatic doping and contact work function engineering in order to experimentally demonstrate the logic inverter. The maximum inverter gain was found to be ∼12. The noise margin (NM) was ∼ 2.0V. Semiconducting transition metal dichalcogenides (TMDs) like MoS 2, MoSe2, WSe2 and many others are being investigated as potential candidates for beyond Si nanoelectronics owing to their ultra-thin body that allow aggressive channel length scaling (1-4). In this context, it is important to demonstrate simple logic circuits like the inverter with these novel 2D crystals in order to justify their true potential. An inverter should ideally comprise of a PFET and an NFET with similar drive current capabilities. This requires that the channel material should provide easy access to both the electron in the conduction band and holes in the valence band. In Si CMOS this feature is easily achieved through substitutional doping. However, in case of the TMDs, due to the absence of a controllable and sustainable doping scheme, one has to rely on electrostatic doping (adjustment of threshold voltage through gating) and the position of contact Fermi level determined by the work function of the contact metal to enable electron or hole conduction.
AB - In this article we report a fully complementary CMOS inverter using multi-layer WSe2 as the channel material in dual gated transistor geometry. We have employed electrostatic doping and contact work function engineering in order to experimentally demonstrate the logic inverter. The maximum inverter gain was found to be ∼12. The noise margin (NM) was ∼ 2.0V. Semiconducting transition metal dichalcogenides (TMDs) like MoS 2, MoSe2, WSe2 and many others are being investigated as potential candidates for beyond Si nanoelectronics owing to their ultra-thin body that allow aggressive channel length scaling (1-4). In this context, it is important to demonstrate simple logic circuits like the inverter with these novel 2D crystals in order to justify their true potential. An inverter should ideally comprise of a PFET and an NFET with similar drive current capabilities. This requires that the channel material should provide easy access to both the electron in the conduction band and holes in the valence band. In Si CMOS this feature is easily achieved through substitutional doping. However, in case of the TMDs, due to the absence of a controllable and sustainable doping scheme, one has to rely on electrostatic doping (adjustment of threshold voltage through gating) and the position of contact Fermi level determined by the work function of the contact metal to enable electron or hole conduction.
UR - http://www.scopus.com/inward/record.url?scp=84906537281&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84906537281&partnerID=8YFLogxK
U2 - 10.1109/DRC.2014.6872359
DO - 10.1109/DRC.2014.6872359
M3 - Conference contribution
AN - SCOPUS:84906537281
SN - 9781479954056
T3 - Device Research Conference - Conference Digest, DRC
SP - 185
EP - 186
BT - 72nd Device Research Conference, DRC 2014 - Conference Digest
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 72nd Device Research Conference, DRC 2014
Y2 - 22 June 2014 through 25 June 2014
ER -