Abstract
A clock energy model is incorporated into a cycle-accurate energy simulator for an embedded architecture, which also resembles processor cores present in System-on-a-Chip (SoC) designs. This framework is used to study and quantify the influence on clock energy of several architectural-level decisions and their relative impact on the overall system energy. The design cases include various cache architectures and support for clock gating at different levels (global and local). At the software level, the influence on clock energy of power-oriented memory compiler optimizations is assessed.
Original language | English (US) |
---|---|
Pages (from-to) | 447-451 |
Number of pages | 5 |
Journal | Proceedings of the Annual IEEE International ASIC Conference and Exhibit |
State | Published - Jan 1 2001 |
Event | 14th Annual IEEE International ASIC/SOC Conference- System-on-Chip in a Networked World- - Arlington, VA, United States Duration: Sep 12 2001 → Sep 15 2001 |
All Science Journal Classification (ASJC) codes
- Electrical and Electronic Engineering