Experiments with a performance driven module generator

Soohong Kim, Robert M. Owens, Mary J. Irwin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Scopus citations


This paper describes a performance-driven module generator for efficient generation of fast static combinational CMOS circuit modules. A new flexible CMOS layout style provides the foundation for implementing fast circuits. Timing optimization is performed via transistor sizing, transistor reordering and the reduction of wiring capacitance on critical paths, all of which are performed in close interaction with the simulated-annealing layout process. The main contributions of this paper are the new layout style that is well-suited for the synthesis of high-speed circuits and the way in which well-known performance optimization techniques are embedded into the layout generation process so as to achieve fine-grain optimization.

Original languageEnglish (US)
Title of host publicationProceedings - Design Automation Conference
PublisherPubl by IEEE
Number of pages4
ISBN (Print)0818628227
StatePublished - 1992
EventProceedings of the 29th ACM/IEEE Design Automation Conference - Anaheim, CA, USA
Duration: Jun 8 1992Jun 12 1992


OtherProceedings of the 29th ACM/IEEE Design Automation Conference
CityAnaheim, CA, USA

All Science Journal Classification (ASJC) codes

  • Engineering(all)


Dive into the research topics of 'Experiments with a performance driven module generator'. Together they form a unique fingerprint.

Cite this