Exploiting large on-chip memory space through data recomputation

Hakduran Koc, Mahmut Kandemir, Ehat Ercanli

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Scopus citations


This paper presents a novel on-chip memory space utilization strategy for architectures that accommodate large on-chip software-managed memories. In such architectures, the access latencies of data blocks are typically proportional to the distance between the processor and the requested data. Considering such an on-chip memory hierarchy, we propose to recompute the value of an on-chip data, which is far from the processor, using the closer data elements instead of directly accessing the far data if it is beneficial to do so in terms of performance. This paper presents the details of a compiler algorithm that implements the proposed approach and reports the experimental data collected using six data-intensive applications programs. Our experimental evaluation indicates 8.2% performance improvement, on the average, over a state-of-the-art on-chip memory management strategy and shows consistent improvements for varying on-chip memory sizes and different data access latencies.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE International SOC Conference, SOCC 2010
Number of pages6
StatePublished - 2010
Event23rd IEEE International SOC Conference, SOCC 2010 - Las Vegas, NV, United States
Duration: Sep 27 2010Sep 29 2010

Publication series

NameProceedings - IEEE International SOC Conference, SOCC 2010


Other23rd IEEE International SOC Conference, SOCC 2010
Country/TerritoryUnited States
CityLas Vegas, NV

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'Exploiting large on-chip memory space through data recomputation'. Together they form a unique fingerprint.

Cite this