Exploring architectural solutions for energy optimisations in bus-based system-on-chip

S. Srinivasan, L. Li, M. Ruggiero, F. Angiolini, N. Vijaykrishnan, L. Benini

Research output: Contribution to journalArticlepeer-review

2 Scopus citations


System-on-chip (SoC) architectures have emerged as ubiquitous option for computation-intensive applications because of the tremendous flexibility provided by them with respect to design reuse and extendibility. Single shared bus architectures have been popularly used as communication channel in such on-chip architectures, by connecting various modules in such systems. However, increasing levels of integration and the number of components connected to the bus render such architectures infeasible. Consequently, such single shared bus architectures fail to scale well with both performance and power aspects. The authors demonstrate here a way to perform memory and bus partitioning and allocate variable frequencies to different bus segments to reduce the power consumption of the system without affecting the performance. The authors use an evolutionary algorithm followed by an iterative search-based frequency allocation algorithm to solve the problem. The effectiveness of the proposed results is validated on a SystemC-based cycle-accurate bus-based SoC simulator.

Original languageEnglish (US)
Pages (from-to)347-354
Number of pages8
JournalIET Computers and Digital Techniques
Issue number5
StatePublished - 2008

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'Exploring architectural solutions for energy optimisations in bus-based system-on-chip'. Together they form a unique fingerprint.

Cite this