Exploring technology alternatives for nano-scale FPGA interconnects

Aman Gayasen; N. Vijaykrishnan; M. J. Irwin

doi:10.1109/dac.2005.193947

Exploring technology alternatives for nano-scale FPGA interconnects

Aman Gayasen, N. Vijaykrishnan, M. J. Irwin

Research output: Contribution to journal › Conference article › peer-review

30 Scopus citations

Abstract

Field Programmable Gate Arrays (FPGAs) are becoming increasingly popular. With their regular structures, they are particularly amenable to scaling to smaller technologies, On the other hand, there have been significant advances in nano-electronics fabrication over the past few years. In this paper we explore FPGA devices of the next decade using nano-wires and molecular switches for programmable inter-connect, and compare them to traditional SRAM-based FP-GAs that use pass transistors as switches (scaled to 22nm). We show that by using nano-wires and molecular switches, it is possible to reduce the area of the FPGA by 70% and improve performance.

Original language	English (US)
Article number	54.3
Pages (from-to)	921-926
Number of pages	6
Journal	Proceedings - Design Automation Conference
DOIs	https://doi.org/10.1109/dac.2005.193947
State	Published - 2005
Event	42nd Design Automation Conference, DAC 2005 - Anaheim, CA, United States Duration: Jun 13 2005 → Jun 17 2005

All Science Journal Classification (ASJC) codes

Hardware and Architecture
Control and Systems Engineering

Access to Document

10.1109/dac.2005.193947

Cite this

@article{0416fcf89ac14cd5b58998b4fc03f088,

title = "Exploring technology alternatives for nano-scale FPGA interconnects",

abstract = "Field Programmable Gate Arrays (FPGAs) are becoming increasingly popular. With their regular structures, they are particularly amenable to scaling to smaller technologies, On the other hand, there have been significant advances in nano-electronics fabrication over the past few years. In this paper we explore FPGA devices of the next decade using nano-wires and molecular switches for programmable inter-connect, and compare them to traditional SRAM-based FP-GAs that use pass transistors as switches (scaled to 22nm). We show that by using nano-wires and molecular switches, it is possible to reduce the area of the FPGA by 70% and improve performance.",

author = "Aman Gayasen and N. Vijaykrishnan and Irwin, {M. J.}",

year = "2005",

doi = "10.1109/dac.2005.193947",

language = "English (US)",

pages = "921--926",

journal = "Proceedings - Design Automation Conference",

issn = "0738-100X",

note = "42nd Design Automation Conference, DAC 2005 ; Conference date: 13-06-2005 Through 17-06-2005",

}

TY - JOUR

T1 - Exploring technology alternatives for nano-scale FPGA interconnects

AU - Gayasen, Aman

AU - Vijaykrishnan, N.

AU - Irwin, M. J.

PY - 2005

Y1 - 2005

N2 - Field Programmable Gate Arrays (FPGAs) are becoming increasingly popular. With their regular structures, they are particularly amenable to scaling to smaller technologies, On the other hand, there have been significant advances in nano-electronics fabrication over the past few years. In this paper we explore FPGA devices of the next decade using nano-wires and molecular switches for programmable inter-connect, and compare them to traditional SRAM-based FP-GAs that use pass transistors as switches (scaled to 22nm). We show that by using nano-wires and molecular switches, it is possible to reduce the area of the FPGA by 70% and improve performance.

AB - Field Programmable Gate Arrays (FPGAs) are becoming increasingly popular. With their regular structures, they are particularly amenable to scaling to smaller technologies, On the other hand, there have been significant advances in nano-electronics fabrication over the past few years. In this paper we explore FPGA devices of the next decade using nano-wires and molecular switches for programmable inter-connect, and compare them to traditional SRAM-based FP-GAs that use pass transistors as switches (scaled to 22nm). We show that by using nano-wires and molecular switches, it is possible to reduce the area of the FPGA by 70% and improve performance.

UR - http://www.scopus.com/inward/record.url?scp=27944496952&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=27944496952&partnerID=8YFLogxK

U2 - 10.1109/dac.2005.193947

DO - 10.1109/dac.2005.193947

M3 - Conference article

AN - SCOPUS:27944496952

SN - 0738-100X

SP - 921

EP - 926

JO - Proceedings - Design Automation Conference

JF - Proceedings - Design Automation Conference

M1 - 54.3

T2 - 42nd Design Automation Conference, DAC 2005

Y2 - 13 June 2005 through 17 June 2005

ER -

Exploring technology alternatives for nano-scale FPGA interconnects

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this