@inproceedings{dc994b5e2c884818a3e6dd0a86ee65a1,
title = "Fabrication of axially-doped silicon nanowire tunnel FETs and characterization of tunneling current",
abstract = "Recent interest in low-power electronics has sparked considerable interested in gate-controlled tunneling-based transistors (TFETs), which have demonstrated inverse subthreshold slopes (S) better than the MOSFET limit of 60 mV/dec.1 While the natural progression of these devices to nanoscale dimensions promises improved performance23, there is a lack of experimental data regarding the physics of tunneling at reduced dimensions. Here we present a TFET fabricated from an individual axially-doped p +-n-n+ Si nanowire in a device layout that enables the study of tunneling physics as the wire dimensions are scaled to the 1D transport regime.",
author = "Vallett, {Aaron L.} and Sharis Minassian and Suman Datta and Redwing, {Joan M.} and Mayer, {Theresa S.}",
year = "2010",
doi = "10.1109/DRC.2010.5551962",
language = "English (US)",
isbn = "9781424478705",
series = "Device Research Conference - Conference Digest, DRC",
pages = "273--274",
booktitle = "68th Device Research Conference, DRC 2010",
note = "68th Device Research Conference, DRC 2010 ; Conference date: 21-06-2010 Through 23-06-2010",
}