FAST METHODS FOR SWITCH-LEVEL VERIFICATION OF MOS CIRCUITS.

Douglas S. Reeves; Mary Jane Irwin

FAST METHODS FOR SWITCH-LEVEL VERIFICATION OF MOS CIRCUITS.

Douglas S. Reeves, Mary Jane Irwin

Research output: Contribution to journal › Article › peer-review

Abstract

The performance of existing switch-level verifiers has been improved through a combination of techniques. First, efficient methods of finding paths in the switch graph are developed. Secondly, static analysis of the switch graph is proposed to accelerate verification of sequential logic. Thirdly, cell replication is utilized safely to make possible the verification of large hierarchical circuit designs. These ideas have been implemented in a program called V, which is part of the Penn State Design System. Experimental results are presented.

Original language	English (US)
Journal	IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume	CAD-6
Issue number	5
State	Published - Sep 1 1986

All Science Journal Classification (ASJC) codes

Software
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Cite this

@article{40bfd44e194044efa61ae2b4dc55d761,

title = "FAST METHODS FOR SWITCH-LEVEL VERIFICATION OF MOS CIRCUITS.",

abstract = "The performance of existing switch-level verifiers has been improved through a combination of techniques. First, efficient methods of finding paths in the switch graph are developed. Secondly, static analysis of the switch graph is proposed to accelerate verification of sequential logic. Thirdly, cell replication is utilized safely to make possible the verification of large hierarchical circuit designs. These ideas have been implemented in a program called V, which is part of the Penn State Design System. Experimental results are presented.",

author = "Reeves, {Douglas S.} and Irwin, {Mary Jane}",

year = "1986",

month = sep,

day = "1",

language = "English (US)",

volume = "CAD-6",

journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",

issn = "0278-0070",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "5",

}

TY - JOUR

T1 - FAST METHODS FOR SWITCH-LEVEL VERIFICATION OF MOS CIRCUITS.

AU - Reeves, Douglas S.

AU - Irwin, Mary Jane

PY - 1986/9/1

Y1 - 1986/9/1

N2 - The performance of existing switch-level verifiers has been improved through a combination of techniques. First, efficient methods of finding paths in the switch graph are developed. Secondly, static analysis of the switch graph is proposed to accelerate verification of sequential logic. Thirdly, cell replication is utilized safely to make possible the verification of large hierarchical circuit designs. These ideas have been implemented in a program called V, which is part of the Penn State Design System. Experimental results are presented.

AB - The performance of existing switch-level verifiers has been improved through a combination of techniques. First, efficient methods of finding paths in the switch graph are developed. Secondly, static analysis of the switch graph is proposed to accelerate verification of sequential logic. Thirdly, cell replication is utilized safely to make possible the verification of large hierarchical circuit designs. These ideas have been implemented in a program called V, which is part of the Penn State Design System. Experimental results are presented.

UR - http://www.scopus.com/inward/record.url?scp=0022781338&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022781338&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0022781338

SN - 0278-0070

VL - CAD-6

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

IS - 5

ER -

FAST METHODS FOR SWITCH-LEVEL VERIFICATION OF MOS CIRCUITS.

Abstract

All Science Journal Classification (ASJC) codes

Other files and links

Fingerprint

Cite this