FPGA-based test bed for design and evaluation of low-power FIR-filter hardware accelerators

E. George Walters, Joshua J. Arner, Noah D. Rojahn

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Fingerprint

Dive into the research topics of 'FPGA-based test bed for design and evaluation of low-power FIR-filter hardware accelerators'. Together they form a unique fingerprint.

Keyphrases

Engineering