TY - GEN
T1 - Indium arsenide (InAs) single and dual quantum-well heterostructure FinFETs
AU - Thathachary, Arun V.
AU - Agrawal, N.
AU - Bhuwalka, K. K.
AU - Cantoro, M.
AU - Heo, Y. C.
AU - Lavallee, Guy
AU - Maeda, S.
AU - Datta, S.
PY - 2015/8/25
Y1 - 2015/8/25
N2 - This work presents experimental demonstration of InAs single and dual quantum well (DQW) heterostructure FinFETs (FF) and their superior performance over In0.7Ga0.3As QW FF. Peak mobility of 3,531 cm2/V-sec and 3,950 cm2/V-sec are obtained for InAs single QW FF and InAs DQW FF, respectively, at a fin width (Wfin) of 40nm and LG = 2μm. Peak gm of 480 μS/μm, 541 μS/um; IDSAT of 121 μA/μm, 135 μA/μm; and SSSAT of 101 mV/dec,103 mV/dec is demonstrated for single and DQW FF, respectively, at LG=300nm (VD = 0.5V, IOFF=100 nA/μm). Finally, InAs DQW is shown to be a viable alternate channel for high aspect ratio n-channel FinFET.
AB - This work presents experimental demonstration of InAs single and dual quantum well (DQW) heterostructure FinFETs (FF) and their superior performance over In0.7Ga0.3As QW FF. Peak mobility of 3,531 cm2/V-sec and 3,950 cm2/V-sec are obtained for InAs single QW FF and InAs DQW FF, respectively, at a fin width (Wfin) of 40nm and LG = 2μm. Peak gm of 480 μS/μm, 541 μS/um; IDSAT of 121 μA/μm, 135 μA/μm; and SSSAT of 101 mV/dec,103 mV/dec is demonstrated for single and DQW FF, respectively, at LG=300nm (VD = 0.5V, IOFF=100 nA/μm). Finally, InAs DQW is shown to be a viable alternate channel for high aspect ratio n-channel FinFET.
UR - http://www.scopus.com/inward/record.url?scp=84950977302&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84950977302&partnerID=8YFLogxK
U2 - 10.1109/VLSIT.2015.7223677
DO - 10.1109/VLSIT.2015.7223677
M3 - Conference contribution
AN - SCOPUS:84950977302
T3 - Digest of Technical Papers - Symposium on VLSI Technology
SP - T208-T209
BT - 2015 Symposium on VLSI Technology, VLSI Technology 2015 - Digest of Technical Papers
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - Symposium on VLSI Technology, VLSI Technology 2015
Y2 - 16 June 2015 through 18 June 2015
ER -