Influence of leakage reduction techniques on delay/leakage uncertainty

Yuh Fang Tsai, Vijaykrishnan Narayanan, Yuan Xie, Mary Jane Irwin

Research output: Contribution to journalConference articlepeer-review

20 Scopus citations


One of the main challenges for design in the presence of process variations is to cope with the uncertainties in delay and leakage power. In this paper, the influence of leakage reduction techniques on delay/leakage uncertainty is examined through Monte-Carlo analysis. The techniques investigated in this paper include increasing gate length, stack forcing, body biasing, and V dd/V th optimization. The impact of technology scaling and temperature sensitivity on the uncertainty reduction are also evaluated. We investigate the uncertainty-power-delay trade-off and suggest techniques for designs targeting different requirements.

Original languageEnglish (US)
Pages (from-to)374-379
Number of pages6
JournalProceedings of the IEEE International Conference on VLSI Design
StatePublished - Dec 1 2005
Event18th International Conference on VLSI Design: Power Aware Design of VLSI Systems - Kolkata, India
Duration: Jan 3 2005Jan 7 2005

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'Influence of leakage reduction techniques on delay/leakage uncertainty'. Together they form a unique fingerprint.

Cite this