Abstract
The Micro-Grain Array Processor (MGAP) is a family of two-dimensional, micro-grained array processors. The processor cell architecture is extremely compact and simple, ensuring fine grainess, a very high processor density, and programming flexibility. Flexibility is maintained through a programmable interconnect which clusters array cells into larger computational units. In this paper, we will discuss the design and optimization issues of MGAP-2, both at the processor array and system levels. Various design strategies and tradeoffs are being investigated at both levels. The reader will see how lessons learned from building and using MGAP-1 have been applied in this new design effort.
Original language | English (US) |
---|---|
Pages | 281-288 |
Number of pages | 8 |
State | Published - 1995 |
Event | Proceedings of the 5th Symposium on the Frontiers of Massively Parallel Computation - McLean, VA, USA Duration: Feb 6 1995 → Feb 9 1995 |
Other
Other | Proceedings of the 5th Symposium on the Frontiers of Massively Parallel Computation |
---|---|
City | McLean, VA, USA |
Period | 2/6/95 → 2/9/95 |
All Science Journal Classification (ASJC) codes
- Hardware and Architecture