@inproceedings{4c1090947b92430ca1e4a9a7f580e508,
title = "Investigating the impact of NBTI on different power saving cache strategies",
abstract = "The occupancy of caches has tended to be dominated by the logic bit value '0' approximately 75% of the time. Periodic bit flipping can reduce this to 50%. Combining cache power saving strategies with bit flipping can lower the effective logic bit value '0' occupancy ratios even further. We investigate how Negative Bias Temperature Instability (NBTI) affects different power saving cache strategies employing symmetric and asymmetric 6-transistor (6T) and 8T Static Random Access Memory (SRAM) cells. We notice that greater than 38% to 66% of the recovery in stability parameters (SNM and WNM) under different power saving cache strategies have been achieved for different SRAM cells based caches. We also study the process variations effect along with NBTI for 32nm and 45nm technology node. It is observed that the rate of recovery in asymmetric SRAM cells based caches is slightly higher than the symmetric and 8T SRAM cells based caches.",
author = "A. Ricketts and J. Singh and K. Ramakrishnan and N. Vijaykrishnan and Pradhan, {D. K.}",
year = "2010",
doi = "10.1109/date.2010.5457137",
language = "English (US)",
isbn = "9783981080162",
series = "Proceedings -Design, Automation and Test in Europe, DATE",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "592--597",
booktitle = "DATE 10 - Design, Automation and Test in Europe",
address = "United States",
note = "Design, Automation and Test in Europe Conference and Exhibition, DATE 2010 ; Conference date: 08-03-2010 Through 12-03-2010",
}