TY - JOUR
T1 - Large-Scale Fabrication of Submicrometer-Gate-Length MOSFETs with a Trilayer PtSe2 Channel Grown by Molecular Beam Epitaxy
AU - Xiong, Kuanchen
AU - Hwang, James C.M.
AU - Hilse, Maria
AU - Li, Lei
AU - Goritz, Alexander
AU - Lisker, Marco
AU - Wietstruck, Matthias
AU - Kaynak, Mehmet
AU - Engel-Herbert, Roman
AU - Madjar, Asher
N1 - Publisher Copyright:
© 2020 IEEE.
PY - 2020/3
Y1 - 2020/3
N2 - This article is the first report of MOSFETs fabricated on PtSe2 grown by molecular beam epitaxy. Both material synthesis and device fabrication are done below 450 °C-the thermal budget of CMOS back-end-of-line processes. The MOSFETs are batch-fabricated by a CMOS-compatible process on 200-mm-diameter Si substrates prepared by a state-of-the-art BiCMOS foundry. With three monolayers of PtSe2, an n-type MOSFET exhibits a current ON/OFF ratio of 43 at room temperature, which increases to 1600 at 80 K. These results are among the best of transistors based on synthesized PtSe2. Despite the thin PtSe2 layer, doping by contact bias lowers the contact resistance significantly and boosts the current capacity and the ON/OFF ratio. Temperature-dependent current-voltage characteristics imply a bandgap of approximately 0.2 eV, which confirms that the semiconductor-semimetal transition of PtSe2 is not as abrupt as originally predicted. Better MOSFET performance can be expected by growing even thinner PtSe2 uniformly and by thickening the PtSe2 in the contact regions.
AB - This article is the first report of MOSFETs fabricated on PtSe2 grown by molecular beam epitaxy. Both material synthesis and device fabrication are done below 450 °C-the thermal budget of CMOS back-end-of-line processes. The MOSFETs are batch-fabricated by a CMOS-compatible process on 200-mm-diameter Si substrates prepared by a state-of-the-art BiCMOS foundry. With three monolayers of PtSe2, an n-type MOSFET exhibits a current ON/OFF ratio of 43 at room temperature, which increases to 1600 at 80 K. These results are among the best of transistors based on synthesized PtSe2. Despite the thin PtSe2 layer, doping by contact bias lowers the contact resistance significantly and boosts the current capacity and the ON/OFF ratio. Temperature-dependent current-voltage characteristics imply a bandgap of approximately 0.2 eV, which confirms that the semiconductor-semimetal transition of PtSe2 is not as abrupt as originally predicted. Better MOSFET performance can be expected by growing even thinner PtSe2 uniformly and by thickening the PtSe2 in the contact regions.
UR - http://www.scopus.com/inward/record.url?scp=85080945381&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85080945381&partnerID=8YFLogxK
U2 - 10.1109/TED.2020.2966434
DO - 10.1109/TED.2020.2966434
M3 - Article
AN - SCOPUS:85080945381
SN - 0018-9383
VL - 67
SP - 796
EP - 801
JO - IEEE Transactions on Electron Devices
JF - IEEE Transactions on Electron Devices
IS - 3
M1 - 9007018
ER -