TY - GEN
T1 - Logic Obfuscation using Metasurface Holography
AU - Alam, Mahabubul
AU - DIng, Yimin
AU - Ni, Xingjie
AU - Ghosh, Swaroop
N1 - Funding Information:
Acknowledgements: This work is supported by SRC (2847.001), NSF (CNS-1814710, CNS-1722557, CCF-1718474, DGE-1723687 and DGE-1821766) and DARPA Young Faculty Award (D15AP00089). X. Ni and Y. Ding knowledge support from the Gordon and Betty Moore Foundation.
Publisher Copyright:
© 2019 IEEE.
PY - 2019/8
Y1 - 2019/8
N2 - Over the years, system design companies have developed sophisticated and accurate Reverse Engineering (RE) tools to debug the functionality of their own designs, ensure the legitimacy of their Intellectual Properties (IPs), and to some extent-gather information on their competitors. Technologies such as optical imaging, Scanning Electron Microscopy (SEM), Tunneling Electron Microscopy (TEM), X-ray Tomography, etc. have made it possible to acquire images of individual layers of a delayered Integrated Circuit (IC) with superfine resolution. State-of-the-art tools such as ICWorks from Chipworks can perform automatic extraction of netlists from images of each layer. An adversary can unlock valuable IPs through such attacks and pirate the design or sell the cloned IP to other competitors for unjust motives. Logic and interconnect obfuscation have been proposed to make the RE effort behind such approaches prohibitively high for the adversaries. Several solutions have been proven to be vulnerable to Satisfiability (SAT) based attacks where an adversary can deobfuscate the circuit reasonably quickly. In this paper, we have presented a novel obfuscation technique based on the concepts of cloaked nets and fake holographic gates using metasurface holography. The proposed approach can address optical and X-ray imaging based RE.
AB - Over the years, system design companies have developed sophisticated and accurate Reverse Engineering (RE) tools to debug the functionality of their own designs, ensure the legitimacy of their Intellectual Properties (IPs), and to some extent-gather information on their competitors. Technologies such as optical imaging, Scanning Electron Microscopy (SEM), Tunneling Electron Microscopy (TEM), X-ray Tomography, etc. have made it possible to acquire images of individual layers of a delayered Integrated Circuit (IC) with superfine resolution. State-of-the-art tools such as ICWorks from Chipworks can perform automatic extraction of netlists from images of each layer. An adversary can unlock valuable IPs through such attacks and pirate the design or sell the cloned IP to other competitors for unjust motives. Logic and interconnect obfuscation have been proposed to make the RE effort behind such approaches prohibitively high for the adversaries. Several solutions have been proven to be vulnerable to Satisfiability (SAT) based attacks where an adversary can deobfuscate the circuit reasonably quickly. In this paper, we have presented a novel obfuscation technique based on the concepts of cloaked nets and fake holographic gates using metasurface holography. The proposed approach can address optical and X-ray imaging based RE.
UR - http://www.scopus.com/inward/record.url?scp=85075032843&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85075032843&partnerID=8YFLogxK
U2 - 10.1109/MWSCAS.2019.8884968
DO - 10.1109/MWSCAS.2019.8884968
M3 - Conference contribution
AN - SCOPUS:85075032843
T3 - Midwest Symposium on Circuits and Systems
SP - 460
EP - 463
BT - 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems, MWSCAS 2019
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 62nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2019
Y2 - 4 August 2019 through 7 August 2019
ER -