Memory system energy: Influence of hardware-software optimizations

G. Esakkimuthu, Vijaykrishnan Narayanan, Mahmut Kandemir, Mary Jane Irwin

Research output: Contribution to conferencePaperpeer-review

12 Scopus citations


Memory system usually consumes a significant amount of energy in many battery-operated devices. In this paper, we provide a quantitative comparison and evaluation of the interaction of two hardware cache optimization mechanisms (block buffering and sub-banking) and three widely used compiler optimization techniques (linear loop transformation, loop tiling, and loop unrolling). Our results show that the pure hardware optimizations (eight block buffers and four sub-banks in a 4 K, 2-way cache) provided up to 4% energy saving, with an average saving of 2% across all bench-marks. In contrast, the pure software optimization approach that uses all three compiler optimizations, provided at least 23% energy saving, with an average of 62%. However, a closer observation reveals that hardware optimization becomes more critical for on-chip cache energy reduction when executing optimized codes.

Original languageEnglish (US)
Number of pages3
StatePublished - Jan 1 2000
EventInternational Symposium on low Power Electronics and Design (ISLPED'2000) - Portacino Coast, Italy
Duration: Jul 26 2000Jul 27 2000


ConferenceInternational Symposium on low Power Electronics and Design (ISLPED'2000)
CityPortacino Coast, Italy

All Science Journal Classification (ASJC) codes

  • Engineering(all)


Dive into the research topics of 'Memory system energy: Influence of hardware-software optimizations'. Together they form a unique fingerprint.

Cite this