Methodology for the placement and optimization of decoupling capacitors for gigahertz systems

J. Choi; S. Chun; N. Na; M. Swaminathan; L. Smith

Methodology for the placement and optimization of decoupling capacitors for gigahertz systems

J. Choi, S. Chun, N. Na, M. Swaminathan, L. Smith

Electrical Engineering

Research output: Contribution to conference › Paper › peer-review

24 Scopus citations

Abstract

This paper discusses a method for computing the effect of decoupling capacitors on the power delivery system for gigahertz packages and boards. A fast and accurate computational method is presented that can be used to estimate the amount of decoupling required, the type of capacitor to be used and its location (onchip, package or board).

Original language	English (US)
Pages	156-161
Number of pages	6
State	Published - 2000
Event	The 13th International Conference on VLSI Design: Wireless and Digital Imaging in the Millennium - Calcutta, India Duration: Jan 3 2000 → Jan 7 2000

Conference

Conference	The 13th International Conference on VLSI Design: Wireless and Digital Imaging in the Millennium
City	Calcutta, India
Period	1/3/00 → 1/7/00

All Science Journal Classification (ASJC) codes

Hardware and Architecture
Electrical and Electronic Engineering

Cite this

@conference{9d898670b9184d5a8e337e34bad6eb48,

title = "Methodology for the placement and optimization of decoupling capacitors for gigahertz systems",

abstract = "This paper discusses a method for computing the effect of decoupling capacitors on the power delivery system for gigahertz packages and boards. A fast and accurate computational method is presented that can be used to estimate the amount of decoupling required, the type of capacitor to be used and its location (onchip, package or board).",

author = "J. Choi and S. Chun and N. Na and M. Swaminathan and L. Smith",

year = "2000",

language = "English (US)",

pages = "156--161",

note = "The 13th International Conference on VLSI Design: Wireless and Digital Imaging in the Millennium ; Conference date: 03-01-2000 Through 07-01-2000",

}

TY - CONF

T1 - Methodology for the placement and optimization of decoupling capacitors for gigahertz systems

AU - Choi, J.

AU - Chun, S.

AU - Na, N.

AU - Swaminathan, M.

AU - Smith, L.

PY - 2000

Y1 - 2000

N2 - This paper discusses a method for computing the effect of decoupling capacitors on the power delivery system for gigahertz packages and boards. A fast and accurate computational method is presented that can be used to estimate the amount of decoupling required, the type of capacitor to be used and its location (onchip, package or board).

AB - This paper discusses a method for computing the effect of decoupling capacitors on the power delivery system for gigahertz packages and boards. A fast and accurate computational method is presented that can be used to estimate the amount of decoupling required, the type of capacitor to be used and its location (onchip, package or board).

UR - http://www.scopus.com/inward/record.url?scp=0033878239&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033878239&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0033878239

SP - 156

EP - 161

T2 - The 13th International Conference on VLSI Design: Wireless and Digital Imaging in the Millennium

Y2 - 3 January 2000 through 7 January 2000

ER -

Methodology for the placement and optimization of decoupling capacitors for gigahertz systems

Abstract

Conference

All Science Journal Classification (ASJC) codes

Other files and links

Fingerprint

Cite this