Methodology for the placement and optimization of decoupling capacitors for gigahertz systems

J. Choi, S. Chun, N. Na, M. Swaminathan, L. Smith

Research output: Contribution to conferencePaperpeer-review

24 Scopus citations

Abstract

This paper discusses a method for computing the effect of decoupling capacitors on the power delivery system for gigahertz packages and boards. A fast and accurate computational method is presented that can be used to estimate the amount of decoupling required, the type of capacitor to be used and its location (onchip, package or board).

Original languageEnglish (US)
Pages156-161
Number of pages6
StatePublished - 2000
EventThe 13th International Conference on VLSI Design: Wireless and Digital Imaging in the Millennium - Calcutta, India
Duration: Jan 3 2000Jan 7 2000

Conference

ConferenceThe 13th International Conference on VLSI Design: Wireless and Digital Imaging in the Millennium
CityCalcutta, India
Period1/3/001/7/00

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Methodology for the placement and optimization of decoupling capacitors for gigahertz systems'. Together they form a unique fingerprint.

Cite this