Module placement for power supply noise and wire congestion avoidance in 3D packaging

Jacob Minz, Sung Kyu Lim, Jinwoo Choi, Madhavan Swaminathan

Research output: Contribution to conferencePaperpeer-review

3 Scopus citations

Abstract

In this work, we present an automatic module placement algorithm for simultaneous power supply noise and routing congestion minimization for 3D packaging. We employ decoupling capacitance insertion for noise suppression and 3D global routing for congestion avoidance.

Original languageEnglish (US)
Pages123-126
Number of pages4
StatePublished - 2004
EventIEEE 13th Topical Meeting on Electrical Performance of Electronic Packaging - Portland, OR, United States
Duration: Oct 25 2004Oct 27 2004

Conference

ConferenceIEEE 13th Topical Meeting on Electrical Performance of Electronic Packaging
Country/TerritoryUnited States
CityPortland, OR
Period10/25/0410/27/04

All Science Journal Classification (ASJC) codes

  • General Engineering

Fingerprint

Dive into the research topics of 'Module placement for power supply noise and wire congestion avoidance in 3D packaging'. Together they form a unique fingerprint.

Cite this