On the micro-architectural impact of clock distribution using multiple PLLs

Martin Saint-Laurent, Madhavan Swaminathant, James D. Meindl

Research output: Contribution to journalArticlepeer-review

13 Scopus citations


Clock distribution has traditionally been a circuit design problem with negligible micro-architectural impact. However, for clock distribution networks using multiple phase-locked loops (PLLs), this will most likely not be the case. This paper discusses the micro-architectural impact of using multiple PLLs for clock distribution. Two PLL phase synchronization algorithms are presented and analyzed They are compared in terms of efficiency performance, and complexity. For both, the micro-architectural impact is small, but certainly not negligible.

Original languageEnglish (US)
Article number33
Pages (from-to)214-220
Number of pages7
JournalProceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors
StatePublished - 2001

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'On the micro-architectural impact of clock distribution using multiple PLLs'. Together they form a unique fingerprint.

Cite this