TY - GEN
T1 - Optimization of Comparator Selection Algorithm for TIQ Flash ADC Using Dynamic Programming Approach
AU - Ozdemir, Ali
AU - Alrizah, Mshabab
AU - Choi, Kyusun
N1 - Publisher Copyright:
© 2019 IEEE.
PY - 2019/7
Y1 - 2019/7
N2 - A Threshold Inverter Quantization (TIQ) architecture for Flash Analog to Digital Converters (ADCs) uses inverters as a voltage comparator. TIQ approach has many advantages over a differential voltage comparator, but it is hard to create and select comparators for it. Precise selection of gate switching voltage is crucial for Flash Analog to Digital Converters (ADCs). Therefore, Differential Non-Linearity (DNL) and Integral Non-Linearity (INL) error measurements are used to understand how precisely voltage comparators are selected. Different selection algorithms are used to make selection as precise as possible. In this work, we present two new algorithms based on a dynamic programming approach along with DNL and INL simulation results. Comparison with state-of-the-art methods, 4 times, and 5 times DNL improvements are achieved through the new approach for 6-bit and 8-bit respectively.
AB - A Threshold Inverter Quantization (TIQ) architecture for Flash Analog to Digital Converters (ADCs) uses inverters as a voltage comparator. TIQ approach has many advantages over a differential voltage comparator, but it is hard to create and select comparators for it. Precise selection of gate switching voltage is crucial for Flash Analog to Digital Converters (ADCs). Therefore, Differential Non-Linearity (DNL) and Integral Non-Linearity (INL) error measurements are used to understand how precisely voltage comparators are selected. Different selection algorithms are used to make selection as precise as possible. In this work, we present two new algorithms based on a dynamic programming approach along with DNL and INL simulation results. Comparison with state-of-the-art methods, 4 times, and 5 times DNL improvements are achieved through the new approach for 6-bit and 8-bit respectively.
UR - http://www.scopus.com/inward/record.url?scp=85072946990&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85072946990&partnerID=8YFLogxK
U2 - 10.1109/ISVLSI.2019.00095
DO - 10.1109/ISVLSI.2019.00095
M3 - Conference contribution
AN - SCOPUS:85072946990
T3 - Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI
SP - 495
EP - 500
BT - Proceedings - 2019 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019
PB - IEEE Computer Society
T2 - 18th IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019
Y2 - 15 July 2019 through 17 July 2019
ER -