Optimization of Quantum Read-Only Memory Circuits

Koustubh Phalak, Mahabubul Alam, Abdullah Ash-Saki, Rasit Onur Topaloglu, Swaroop Ghosh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Quantum computing is a rapidly expanding field with applications ranging from optimization all the way to complex machine learning tasks. Quantum memories, while lacking in practical quantum computers, have the potential to bring quantum advantage. In quantum machine learning applications for example, a quantum memory can simplify the data loading process and potentially accelerate the learning task. Quantum memory can also store intermediate quantum state of qubits that can be reused for computation. However, the depth, gate count and compilation time of quantum memories such as, Quantum Read Only Memory (QROM) scale exponentially with the number of address lines making them impractical in state-of-the-art Noisy Intermediate-Scale Quantum (NISQ) computers beyond 4-bit addresses. In this paper, we propose techniques such as, pre-decoding logic and qubit reset to reduce the depth and gate count of QROM circuits to target wider address ranges such as, 8-bits. The proposed approach reduces the number of gates and depth count by at least 2X compared to the naive implementation at only 36% qubit overhead. A reduction in circuit depth and gate count as high as 75X and compilation time by 85X at the cost of a maximum of 2.28X qubit overhead is observed. Experimentally, the fidelity with the proposed pre-decoding circuit compared to existing optimization approach is also higher (as much as 73% compared to 40.8%) under reduced error rates.

Original languageEnglish (US)
Title of host publicationProceedings - 2022 IEEE 40th International Conference on Computer Design, ICCD 2022
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages117-123
Number of pages7
ISBN (Electronic)9781665461863
DOIs
StatePublished - 2022
Event40th IEEE International Conference on Computer Design, ICCD 2022 - Olympic Valley, United States
Duration: Oct 23 2022Oct 26 2022

Publication series

NameProceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors
Volume2022-October
ISSN (Print)1063-6404

Conference

Conference40th IEEE International Conference on Computer Design, ICCD 2022
Country/TerritoryUnited States
CityOlympic Valley
Period10/23/2210/26/22

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Optimization of Quantum Read-Only Memory Circuits'. Together they form a unique fingerprint.

Cite this