TY - GEN
T1 - QsCores
T2 - 44th Annual IEEE/ACM Symposium on Microarchitecture, MICRO 44
AU - Venkatesh, Ganesh
AU - Sampson, Jack
AU - Goulding-Hotta, Nathan
AU - Venkata, Sravanthi Kota
AU - Taylor, Michael Bedford
AU - Swanson, Steven
PY - 2011
Y1 - 2011
N2 - Transistor density continues to increase exponentially, but power dissipation per transistor is improving only slightly with each generation of Moore's law. Given the constant chip-level power budgets, this exponentially decreases the percentage of transistors that can switch at full frequency with each technology generation. Hence, while the transistor budget continues to increase exponentially, the power budget has become the dominant limiting factor in processor design. In this regime, utilizing transistors to design specialized cores that optimize energy-per-computation becomes an effective approach to improve system performance. To trade transistors for energy efficiency in a scalable manner, we propose Quasi-specific Cores, or QsCores, specialized processors capable of executing multiple general-purpose computations while providing an order of magnitude more energy efficiency than a general-purpose processor. The QsCores design flow is based on the insight that similar code patterns exist within and across applications. Our approach exploits these similar code patterns to ensure that a small set of specialized cores support a large number of commonly used computations. We evaluate QsCores's ability to target both a single application library (e.g., data structures) as well as a diverse workload consisting of applications selected from different domains (e.g., SPECINT, EEMBC, and Vision). Our results show that QsCores can provide 18.4 x better energy efficiency than general-purpose processors while reducing the amount of specialized logic required to support the workload by up to 66%.
AB - Transistor density continues to increase exponentially, but power dissipation per transistor is improving only slightly with each generation of Moore's law. Given the constant chip-level power budgets, this exponentially decreases the percentage of transistors that can switch at full frequency with each technology generation. Hence, while the transistor budget continues to increase exponentially, the power budget has become the dominant limiting factor in processor design. In this regime, utilizing transistors to design specialized cores that optimize energy-per-computation becomes an effective approach to improve system performance. To trade transistors for energy efficiency in a scalable manner, we propose Quasi-specific Cores, or QsCores, specialized processors capable of executing multiple general-purpose computations while providing an order of magnitude more energy efficiency than a general-purpose processor. The QsCores design flow is based on the insight that similar code patterns exist within and across applications. Our approach exploits these similar code patterns to ensure that a small set of specialized cores support a large number of commonly used computations. We evaluate QsCores's ability to target both a single application library (e.g., data structures) as well as a diverse workload consisting of applications selected from different domains (e.g., SPECINT, EEMBC, and Vision). Our results show that QsCores can provide 18.4 x better energy efficiency than general-purpose processors while reducing the amount of specialized logic required to support the workload by up to 66%.
UR - http://www.scopus.com/inward/record.url?scp=84858776502&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84858776502&partnerID=8YFLogxK
U2 - 10.1145/2155620.2155640
DO - 10.1145/2155620.2155640
M3 - Conference contribution
AN - SCOPUS:84858776502
SN - 9781450310536
T3 - Proceedings of the Annual International Symposium on Microarchitecture, MICRO
SP - 163
EP - 174
BT - MICRO 44 - Proceedings of the 44th Annual IEEE/ACM Symposium on Microarchitecture
Y2 - 4 December 2011 through 7 December 2011
ER -