Reducing leakage energy in FPGAs using region-constrained placement

A. Gayasen, Y. Tsai, N. Vijaykrishnan, M. Kandemir, M. J. Irwirn, T. Tuan

Research output: Contribution to conferencePaperpeer-review

107 Scopus citations


FPGAs are being increasingly used in a wide variety of applications. While power optimization has been only of secondary importance in many FPGA applications, growing importance of leakage in FPGAs designed in 90nm and below makes it imperative to treat power optimization as a first class citizen. In this paper, we propose a leakage-saving technique for FPGAs that involves dividing the FPGA fabric into small regions and switching on/off the power supply to each region using a sleep transistor in order to conserve leakage energy. Specifically, the regions not used by the placed design are supply gated. Next, we present a new placement strategy to increase the number of regions that can be supply gated. Finally, the supply gating technique is extended to exploit idleness in different parts of the same design during different time periods. Our experiments with different region sizes using various commercial and academic designs indicate that the proposed optimization outperforms conventional placement, and reduces leakage power consumption significantly.

Original languageEnglish (US)
Number of pages8
StatePublished - 2004
EventACM/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays - FPGA 2004 - Monterey, CA., United States
Duration: Feb 22 2004Feb 24 2004


OtherACM/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays - FPGA 2004
Country/TerritoryUnited States
CityMonterey, CA.

All Science Journal Classification (ASJC) codes

  • General Computer Science


Dive into the research topics of 'Reducing leakage energy in FPGAs using region-constrained placement'. Together they form a unique fingerprint.

Cite this