RF design methodology for design-cycle-time reduction using parameterization of embedded passives on multilayer organic substrates

Sung Hwan Min, Chung K. Seo, Ana M. Yepes, Chris Ward, Sidharth Dalmia, George White, Madhavan Swaminathan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations

Abstract

This paper presents an RF design methodology for reducing the design-cycle-time (DCT) using parameterization of embedded passive devices on multilayer organic substrates. Based on parameterized design libraries of embedded passive devices, designers can easily map ideal circuits into lossy circuits and physical layouts and use shunt parasitics of embedded inductors and capacitors, which results in design cycle time reduction. The proposed method was demonstrated through design of compact and high-performance bandpass filters on multilayer organic substrates by RF design experts and non-experts.

Original languageEnglish (US)
Title of host publication2008 IEEE MTT-S International Microwave Symposium Digest, MTT
Pages1397-1400
Number of pages4
DOIs
StatePublished - 2008
Event2008 IEEE MTT-S International Microwave Symposium Digest, MTT - Atlanta, GA, United States
Duration: Jun 15 2008Jun 20 2008

Publication series

NameIEEE MTT-S International Microwave Symposium Digest
ISSN (Print)0149-645X

Conference

Conference2008 IEEE MTT-S International Microwave Symposium Digest, MTT
Country/TerritoryUnited States
CityAtlanta, GA
Period6/15/086/20/08

All Science Journal Classification (ASJC) codes

  • Radiation
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'RF design methodology for design-cycle-time reduction using parameterization of embedded passives on multilayer organic substrates'. Together they form a unique fingerprint.

Cite this