TY - JOUR
T1 - ROBIN
T2 - Monolithic-3D SRAM for Enhanced Robustness with In-Memory Computation Support
AU - Srinivasa, Srivatsa
AU - Ramanathan, Akshay Krishna
AU - Li, Xueqing
AU - Chen, Wei Hao
AU - Gupta, Sumeet Kumar
AU - Chang, Meng Fan
AU - Ghosh, Swaroop
AU - Sampson, Jack
AU - Narayanan, Vijaykrishnan
N1 - Publisher Copyright:
© 2004-2012 IEEE.
PY - 2019/7
Y1 - 2019/7
N2 - We present a novel 3D-SRAM cells using a monolithic 3D integration technology for realizing both robustness of the cell and in-memory Boolean logic computing capability. The proposed two-layer cell designs make use of additional transistors over the SRAM layer to enable assist techniques as well as provide logic functions (such as AND/NAND, OR/NOR, and XNOR/XOR) or enable content addressability without degrading cell density. Through analysis, we provide insights into the benefits provided by three memory assist and two logic modes, and we evaluate the energy efficiency of our proposed design. We show that the assist techniques improve SRAM read stability by 2.2× and increase the write margin by 17.6% while staying within the SRAM footprint. By the virtue of increased robustness, the cell enables seamless operation at lower supply voltages; and thereby, ensures energy efficiency. Energy delay product reduces by 1.6× over standard 6T SRAM with a faster data access. When computing bulk In-memory operations, 6.5× energy saving is achieved as compared to computing outside the memory system.
AB - We present a novel 3D-SRAM cells using a monolithic 3D integration technology for realizing both robustness of the cell and in-memory Boolean logic computing capability. The proposed two-layer cell designs make use of additional transistors over the SRAM layer to enable assist techniques as well as provide logic functions (such as AND/NAND, OR/NOR, and XNOR/XOR) or enable content addressability without degrading cell density. Through analysis, we provide insights into the benefits provided by three memory assist and two logic modes, and we evaluate the energy efficiency of our proposed design. We show that the assist techniques improve SRAM read stability by 2.2× and increase the write margin by 17.6% while staying within the SRAM footprint. By the virtue of increased robustness, the cell enables seamless operation at lower supply voltages; and thereby, ensures energy efficiency. Energy delay product reduces by 1.6× over standard 6T SRAM with a faster data access. When computing bulk In-memory operations, 6.5× energy saving is achieved as compared to computing outside the memory system.
UR - http://www.scopus.com/inward/record.url?scp=85067955517&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85067955517&partnerID=8YFLogxK
U2 - 10.1109/TCSI.2019.2897497
DO - 10.1109/TCSI.2019.2897497
M3 - Article
AN - SCOPUS:85067955517
SN - 1549-8328
VL - 66
SP - 2533
EP - 2545
JO - IEEE Transactions on Circuits and Systems I: Regular Papers
JF - IEEE Transactions on Circuits and Systems I: Regular Papers
IS - 7
M1 - 8648391
ER -